This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allnoconfig in repository toolchain/ci/llvm-project.
from c168b4b2a96 Fix release notes for the MinGW frontend adds 7b927f75f22 Merging r369705 and r369713 for PR43243: adds 9523a1c62d0 Merging r371262: ------------------------------------------ [...] adds 8cdf289f45f Merging r371111: ------------------------------------------ [...] adds 1c21c1972f9 Merging r371305 and r371307: new b508b4ba067 Merging r371221 and r371224: new 5cbaa56ac5f Merging r370592: ------------------------------------------ [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang/lib/CodeGen/CodeGenModule.cpp | 13 +++-- clang/test/CodeGen/alias.c | 11 ++++ llvm/include/llvm/IR/Instructions.h | 13 +++-- llvm/lib/CodeGen/IfConversion.cpp | 10 +++- llvm/lib/IR/Instructions.cpp | 11 ++++ llvm/lib/Target/X86/X86ISelLowering.cpp | 29 ++++++----- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 4 +- .../ARM/ifcvt-diamond-unanalyzable-common.mir | 58 +++++++++++++++++++++ llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 41 +++++++++++++++ llvm/test/CodeGen/X86/vector-shuffle-avx512.ll | 38 ++++++++++++++ llvm/test/Transforms/InstCombine/pow-0.ll | 60 ++++++++++++++++++++++ llvm/test/Transforms/InstCombine/pow-4.ll | 10 ++++ llvm/unittests/IR/InstructionsTest.cpp | 51 ++++++++++++++++++ 13 files changed, 324 insertions(+), 25 deletions(-) create mode 100644 llvm/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir create mode 100644 llvm/test/Transforms/InstCombine/pow-0.ll