[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (698ae90f306 -> 9a7895dc208)

This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig in repository toolchain/ci/llvm-project.

from 698ae90f306 [RegisterScavenging] Fix assert in scavengeRegisterBackwards adds ce94e7d867a [MCA, ExecutionEngine, Object] Use llvm::is_contained (NFC) adds 2a814cd9e1e Ensure SplitEdge to return the new block between the two gi [...] adds 7fef551cb12 Revert "Revert "[FPEnv] Teach the IRBuilder about invoke's [...] adds fc7b7fc0669 [RISCV] Add intrinsics for vmv.v.v, vmv.v.x, and vmv.x.i adds a74941da716 Revert "[BasicAA] Handle two unknown sizes for GEPs" adds d551e40f1cf [AIX] Change the code based on https://lists.llvm.org/piper [...] adds 5e5ef535974 [clang-format][NFC] Expand BreakBeforeBraces examples adds 5f75dcf5719 [DebugInfo] Support Fortran 'use <external module>' statement. adds 9b183a1452c [NFC][InstSimplify] Add miscompiled testcase from D87188/D87197 adds e9289dc25f7 [InstSimplify] Don't miscompile `X == 0 ? abs(X) : -abs(X) [...] adds 897c985e1e2 [InstCombine] Canonicalize SPF to abs intrinsic adds 5ac37725df3 [GVNHoist] Remove successorDominate (NFC) adds 86d282baede [RISCV] Add intrinsics for vmv.x.s and vmv.s.x adds 0e94ba9d40d [NFC][InstCombine] Fixup check lines for prof md in select_ [...] adds 46a40c4bc10 [RISCV] Add intrinsics for vfmv.f.s and vfmv.s.f adds cd3e8118648 Revert "[RISCV] Add intrinsics for vfmv.f.s and vfmv.s.f" adds 1c3a6671c25 Recommit "[RISCV] Add intrinsics for vfmv.f.s and vfmv.s.f" adds 1f1145006b3 [DSE] Use correct memory location for read clobber check adds 09468a91482 [RISCV] Sign extend constant arguments to V intrinsics when [...] adds 2af2f58ec09 [InstCombine] Regenerate test checks (NFC) adds 9c978dd6e12 [TableGen] Fix D90844 introduced non-determinism due to ite [...] adds 69c8d121f7f [RISCV] Add intrinsics for vsetvli instruction adds 08c4b4054b3 Rename files with same (case insensitive) name adds d4ed253d0b8 [RISCV] Assume no-op addrspacecasts by default adds b4c63ef6dd9 [c++20] Mark class type NTTPs as done and start defining th [...] adds 939ba0b501b Add tests for the absence of feature test macros for featur [...] adds 72d8f79f0c3 [c++2b] Add tests for feature test macros. adds ed13d8c6678 Fix memory leak complicated non-type template arguments. adds 37d0dda739a [SLP] fix typo; NFC adds 7948cd11d17 [RISCV] Address clang-tidy warnings in RISCVTargetMachine. NFC. adds f5cef870d11 [www] Remove '$Date$' marker from cxx_dr_status. adds adc55b5a5ae [X86] Avoid generating invalid R_X86_64_GOTPCRELX relocations adds b0615642f64 [clangd] Make our printing policies for Hover more consiste [...] adds af83b74dc2e [VE] Support copy of vector mask registers adds ffd982f7db5 [ObjC][ARC] Fix a bug where the inline-asm retain/claim RV [...] adds 2fced5a07b4 [clangd] Don't cancel requests based on "updates" with same [...] adds 1ab4db0f847 [HotColdSplit] Reflect full cost of parameters in split penalty adds 2b62e623288 [clangd] Fix windows path handling in .clang-tidy parsing adds 44f399ccc12 [FileCheck] Add a literal check directive modifier adds bf0870d8640 [flang] Fix bug in IMPLICIT NONE(EXTERNAL) adds a913a583f00 [lldb] Simplify the is_finalized logic in process and make [...] adds 805d59593f5 [Analysis, CodeGen, IR] Use contains (NFC) adds 195f44278c4 [ARM] Implement harden-sls-retbr for ARM mode adds c061cb521b9 [gn build] Port 195f44278c4 adds 320fd3314e3 [ARM] Implement harden-sls-retbr for Thumb mode adds a4c1f5160e6 [ARM] Harden indirect calls against SLS adds df8ed392837 [ARM] harden-sls-blr: avoid r12 and lr in indirect calls. adds 9c895aea118 [ARM] Add clang command line support for -mharden-sls= adds 9cf3b1b6665 [RISCV] Define vlxe/vsxe/vsuxe intrinsics. adds 5740f96d8ee [NFC][libc++] Fixes swapped comments. adds 1e785e92624 apply update_test_checks.py to a few files in llvm/test/Tra [...] adds 56edfcada90 [Target, Transforms] Use contains (NFC) adds a6516a820d3 [Analysis] Remove dead function getInstTypePair (NFC) adds f47b07315a3 [X86] Teach assembler to accept vmsave/vmload/vmrun/invlpga [...] adds c52bcf3a9b2 [IRSim][IROutliner] Limit to extracting regions that only r [...] adds b43b77ff9b8 [NFCI][SimlifyCFG] simplifyOnce(): also perform DomTree validation adds 4be8707e645 [SimplifyCFG] Teach FoldTwoEntryPHINode() to preserve DomTree adds 76e74d93950 [SimplifyCFG] Teach removeEmptyCleanup() to preserve DomTree adds c209b88dd43 [SimplifyCFG] Teach simplifyCommonResume() to preserve DomTree adds b7d00e29b77 [SimplifyCFG] Teach simplifySingleResume() to preserve DomTree adds 83659c70767 [SimplifyCFG] simplifySingleResume(): FoldReturnIntoUncondB [...] adds 4d87a6ad13c [NFCI][SimplifyCFG] SimplifyCondBranchToTwoReturns(): pull [...] adds b94520c9ee2 [SimplifyCFG] Teach SimplifyCondBranchToTwoReturns() to pre [...] adds 6a1617d67cc [SimplifyCFG] Teach SimplifyCondBranchToTwoReturns() to pre [...] adds 262ff9c23e7 [SimplifyCFG] Teach TryToMergeLandingPad() to preserve DomTree adds c043f5055e8 [SimplifyCFG] Teach FoldBranchToCommonDest() to preserve Do [...] adds 99930719c66 Handle overflow beyond the 127 common encodings limit adds 0cbceed27c4 [TableGen][ARM][X86] Detect combining IntrReadMem and IntrW [...] adds 5cdc4f57e50 [IROutliner] Deduplicating functions that only require inputs. adds b8a2b6af374 Revert "[IROutliner] Deduplicating functions that only requ [...] adds 7c6f28a438b [IROutliner] Deduplicating functions that only require inputs. adds 0985a8bfea4 Fix left shift overflow UB in PPC backend on LLP64 platforms adds c1d6de41a9d [mlir][CAPI] Add the missing <stdbool.h> in Support.h adds 37974b493a4 [lldb/test] Enable reverse-connect on windows too adds 62c94f06781 [RISCV] Define vector vfmul/vfdiv/vfrdiv intrinsics. adds bd576ac8d4b [RISCV] Define vector vfsgnj/vfsgnjn/vfsgnjx intrinsics. adds f86e61d8862 [RISCV] Define vector vfwadd/vfwsub intrinsics. adds 41ab45d6624 [RISCV] Define vector vfwmul intrinsics. adds 99562332e3d [lldb] [test] Update test status for NetBSD adds 35f2c3a8b41 [clang-tidy] cppcoreguidelines-pro-type-member-init: suppre [...] adds 7e84aa1b81e Fix MSVC "not all control paths return a value" warnings. NFCI. adds d86a00d8feb [RISCV] Define vslideup/vslidedown intrinsics adds 6fa1230594e [MemLoc] Fix debug print for LocationSize adds 3285ee143b7 [Analysis, IR, CodeGen] Use llvm::erase_if (NFC) adds 5d24935f220 [PGO] Remove dead member variable InstrumentFuncEntry (NFC) adds 43327ba98da [Object] Fix LFFile<ELFT>::getEntry on sizeof(size_t)==4 platforms adds e2863357de7 [lld-macho][nfc] Use split-file in order file test adds 5f9896d3b23 [lld-macho] Support Obj-C symbols in order files adds 64e47572002 [lld-macho] Have order files support filtering by archive m [...] adds bfa95b4ac79 [BasicAA] Add test for byval argument (NFC) adds f47bac5dd20 [ARM] Extra vecreduce tests with smaller than legal types. NFC adds 47dbee6790c Make NPM OptBisectInstrumentation use global singleton OptBisect adds 01d1de81963 [MC] Reject byte alignment if larger than or equal to 2**32 adds 36b0dd8f678 [OpenMP] Fixed the issue that CMake variables for OpenMP we [...] adds 1a883484afe [test] Fix reg-usage.ll under NPM adds 4dce7c2e209 [MachineLICM] delete dead flag if the duplicated def outsid [...] adds 564066524ad [PowerPC] add has side effect for SAT bit clobber intrinsic [...] adds db1616c7684 [test] Fix new-pass-manager-opt-bisect.c adds 966f1431de0 [Target] Use llvm::erase_if (NFC) adds 9e4b682baf2 [RISCV][NFC] Add tests for multiplication with constant adds 72e75ca343c [MC][ELF] Allow STT_SECTION referencing SHF_MERGE on REL targets adds 791fe7ac57a [lld-macho] Fix memcpy ub after D93267 adds f314bcffa3c [llvm-reduce][test] Make remove-alias.ll CHECK patterns mor [...] adds 553d4d08d2b [MC] Report locations for .symver errors adds e4c360a897f [MC][ELF] Drop MCSymbol::isExternal call sites adds 29eb3dcfe62 [PowerPC] Materialize i64 constants by enumerated patterns. adds 7b9890e17e9 [MC][ELF] Remove unneeded MCSymbol::setExternal calls adds 26d378b801f [PowerPC][NFC] Added assertion of shift exponent is too lar [...] adds e0963ae274b [AsmParser] make .ascii support spaces as separators adds 3183add5343 [RISCV] Define the remaining vector fixed-point arithmetic [...] adds e2303a448e2 [FastRA] Fix handling of bundled MIs adds 8ffda237a66 MCContext::reportError: don't call report_fatal_error adds 1635dea266c [AsmPrinter] Replace a reachable report_fatal_error with MC [...] adds f6c7ebe76ac [MLIR][SPIRVToLLVM] Updated documentation on entry points a [...] adds 3bf7d47a977 [NFC][InstructionCost] Remove isValid() asserts in SLPVecto [...] adds 27b7d646886 [clang][cli] Streamline MarshallingInfoFlag description adds 70410a26494 [clang][cli] Let denormalizer decide how to render the opti [...] adds 5a85526728c [clang] Use enum for LangOptions::SYCLVersion instead of unsigned adds 93da221eaf7 [VP][NFC] ISD::VP_Sub -> ISD::VP_SUB adds cd608dc8d3e [VPlan] Use VPDef for VPInterleaveRecipe. adds d99e4a4840d [VE] Support RETURNADDR adds 5e273b845bc [VE] Support STACKSAVE and STACKRESTORE adds d6abd7317a2 [flang][driver] Make the names of files created in unit tes [...] adds 06b83fd6c75 [TableGen] NFC: Switch to range-based for loops in OptParse [...] adds 164bcbd40e6 [TableGen] NFC: Rename variables in OptParserEmitter adds a3a896d1cdc [VE] Optimize LEA combinations adds b2ba6867eac Refactoring the attribute plugin example to fit the new API adds 6f45049fb6e [Statepoints] Disable VReg lowering for values used on exce [...] adds f2508923737 [VPlan] Make VPRecipeBase inherit from VPDef. adds 8c2ad9e85f6 [VE] Correct VMP allocation in calling conv adds d6118759f30 [InstSimplify] add tests for inverted logic operands; NFC adds 38ca7face67 [InstSimplify] reduce logic with inverted add/sub ops adds 3a675c777dd [TableGen] Add the !substr() bang operator adds 88c5b500606 [AggressiveInstCombine] Generalize foldGuardedRotateToFunne [...] adds d56982b6f5f Remove unused variables. adds 554eb1f6dc4 Revert "[TableGen] Add the !substr() bang operator" adds e25afcfa51a [ELF][PPC64] Detect missing R_PPC64_TLSGD/R_PPC64_TLSLD and [...] adds fb3c1b3de5c [ELF] Reject local-exec TLS relocations for -shared adds 9a93f95fce9 [clang] Fix expected errors in plugin attribute example adds 26c8f9081b6 [mlir[[vector] Extend Transfer read/write ops to support te [...] adds a323682dcbf [AMDGPU][MC][NFC] Lit tests cleanup adds 8ab5770a17f [AMDGPU][MC][NFC] Parser refactoring adds f4f49d9d0d6 [AMDGPU][MC][NFC] Fix for sanitizer error in 8ab5770 adds bb8d20d9f3b [cuda][hip] Fix typoes in header wrappers. adds dfa40840e0e scudo: Remove ANDROID_EXPERIMENTAL_MTE macro. adds 43def795aac Update references to 'master' branch. adds 82bd64fff63 [AA] byval argument is identified function local adds 3fa2d37eb3f [clangd][NFC] Improve clangd status messages adds 3f3ab03ab7b [lldb] Remove anonymous namespace from NativeRegisterContex [...] adds a817594de92 [lld-macho][nfc] Clean up tests adds 0f8224c2104 [lld-macho][nfc] Remove %T from headerpad.s adds 8f933a4e931 [openacc] Use TableGen enum for default clause value adds b7ae1d3d2b1 [mlir][Linalg] Revisit the Linalg on tensors abstraction adds bd2e83333ec [lldb] [Process/FreeBSDRemote] Remove anonymous namespace adds 9d2529a38b3 [MLIR][Docs] Fix a small typo in documentation. adds 7c7b55b9851 [mlir][vector] Extend vector unroll to all element-wise ops adds ffba47df764 Revert "[AMDGPU][HIP] Switch default DWARF version to 5" adds 76f4f42ebaf [NewPM] Add TargetMachine method to add alias analyses adds d33abc337c7 Migrate MCContext::createTempSymbol call sites to AlwaysAdd [...] adds d9a0c40bce5 [MC] Split MCContext::createTempSymbol, default AlwaysAddSu [...] adds 9a8cab8bacc [mlir][sparse] adjust output tensor to synthetic tensor adds ed73a78924a [RISCV] Define the vand, vor and vxor RVV intrinsics adds 0935b0c8695 [NFC] Remove unused function adds be961374611 [MLIR][SPIRVToLLVM] Updated documentation on spirv-cpu-runner adds 4ad0cfd4de4 llvm-profgen: Parse command line arguments after initializi [...] adds 7f40bb3b044 HowToReleaseLLVM: Update document to match the current rele [...] adds 6bbb04a732c [Driver] Default Generic_GCC ppc/ppc64/ppc64le to -fasynchr [...] adds c60a58f8d43 [InstCombine] Add check of i1 types in select-to-zext/sext [...] adds 83274a0773f [mlir] Add SmallVector sizes adds 704981b4373 [RISCV] Update vmv.v.v-rv32.ll and vmv.v.v-rv64.ll to test [...] adds e18734f87a6 [RISCV] Use more precise type constraints for the vmv.v.v a [...] adds d7a6f3a1056 [LoopNest] Extend `LPMUpdater` and adaptor to handle loop-n [...] adds 8c85aae6c5b [MC][test] Reorganize .cfi_* tests adds 6e2af4d6046 Revert "[mlir] Add SmallVector sizes" adds b15ba2cf6fd [RISCV] Add intrinsics for vmacc/vnmsac/vmadd/vnmsub instructions adds 13f439a1872 [lld/mac] Implement support for private extern symbols adds dbb01536f6f scan-view: Remove Reporter.py and associated AppleScript files adds ec17c4f0755 [CSKY 3/n] Add bare-bones C-SKY MCTargetDesc adds e8ade4569b7 [LegalizeType] When LegalizeType procedure widens a masked_ [...] adds 7a2c8be641d [RISCV] Define vleff intrinsics. adds 9a8ef927df3 [RISCV] Define vector compare intrinsics. adds 442aac5da68 [Flang][openmp][1/5] Make Allocate clause part of OmpClause adds f72c384b5ba [Flang][openmp][2/5] Make Default clause part of OmpClause adds b8c37153d53 [clangd] Trim memory periodically when using glibc malloc adds 34958d11c34 [Flang][openmp][3/5] Make ProcBind clause part of OmpClause adds a56280094e0 [LV] Avoid needless fold tail adds e282ae57da2 [Flang][openmp][4/5] Make nowait clause part of OmpClause adds 2f5569f6f67 [mlir] remove deprecated string-based OpBuilder from ODS adds 1a6f43991ff [Flang][openmp][5/5] Make dist_schedule clause part of OmpClause adds a6783cd7b65 [llvm][ARM/AArch64] Convert Target Parser CPU tests to fixtures adds 0a8a2453fb8 [lldb/test] Add GdbRemoteTestCaseFactory to avoid duplicati [...] adds 8d75d902a95 [DebugInfo] Don't use DW_OP_implicit_value for fragments adds 9a6de74d5a9 [MachineLICM] Add llvm debug messages to SinkIntoLoop. NFC. adds c0c0ae16c33 [VPlan] Make VPInstruction a VPDef adds 6fcb0399564 Fold comparison of __builtin_object_size expression with -1 [...] adds 4d59c8fdb95 -fstack-clash-protection: Return an actual error when used [...] adds 781a816d4ca [llvm][Arm/AArch64] Format extension flags in CPU test failures adds 4b3633cf2cb [clangd] Reuse buffer for JSONTransport::sendMessage adds 853770f2413 [gn build] (manually) port b8c37153d5393 adds ba1202a1e4f [PowerPC] Restore stack ptr from base ptr when available adds 00065d5cbd0 Revert "-fstack-clash-protection: Return an actual error wh [...] adds 0f81598cc1f [libc++] Add a 'is-lockfree-runtime-function' lit feature adds 6277bd75dc7 [compiler-rt] Fix atomic_test.c on macOS adds 3b879fc9730 [ASTMatchers] Traverse-ignore range-for implementation details adds b9b62c28677 [AArch64] Add a test for MachineLICM SinkIntoLoop. NFC. adds c4fc8a21d1d [clang-format] NFC keep the code clang-formatted adds 44e74c75e61 [flang][driver] Refactor unit tests for frontend actions (nfc) adds 63a24816f56 [clang][cli] Implement `getAllArgValues` marshalling adds 31b67d2debd [flang][driver] Fix formatting in a test (nfc) adds bef9eb84b2f [clang] NFC: Refactor custom class into a lambda in Compile [...] adds 5b37f0d9708 [MCInstrDesc] [TableGen] Reduce size of MCOperandInfo instances. adds ef4dbb2b7a8 [LV] Use ScalarEvolution::getURemExpr to reduce duplication. adds 28b00ba7311 [openacc][openmp][NFC] Fix typo in comments adds 0586f048d79 [RISCV] Basic jump table lowering new 3e07b0b9d33 [MLIR] Fix lowering of affine operations with return values new 0955d8df063 [mlir] Add gpu.memcpy op. new 8eec7294fea [SVE] Lower vector BITREVERSE and BSWAP operations. new 9a7895dc208 [Flang][openmp][5.0] Add task_reduction clause.

The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: .../cppcoreguidelines/ProTypeMemberInitCheck.cpp | 4 + clang-tools-extra/clangd/CMakeLists.txt | 3 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 32 +- clang-tools-extra/clangd/ClangdLSPServer.h | 11 + clang-tools-extra/clangd/ClangdServer.cpp | 8 +- clang-tools-extra/clangd/Features.inc.in | 1 + clang-tools-extra/clangd/Hover.cpp | 107 +- clang-tools-extra/clangd/JSONTransport.cpp | 11 +- clang-tools-extra/clangd/TUScheduler.cpp | 65 +- clang-tools-extra/clangd/TidyProvider.cpp | 11 +- clang-tools-extra/clangd/tool/ClangdMain.cpp | 28 + clang-tools-extra/clangd/unittests/HoverTests.cpp | 12 +- .../clangd/unittests/TUSchedulerTests.cpp | 32 + .../cppcoreguidelines-pro-type-member-init.cpp | 16 + clang/docs/ClangFormatStyleOptions.rst | 446 +- clang/docs/ReleaseNotes.rst | 4 + clang/examples/Attribute/Attribute.cpp | 49 +- clang/include/clang/AST/ASTContext.h | 4 +- clang/include/clang/AST/RecursiveASTVisitor.h | 3 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 + clang/include/clang/Basic/LangOptions.def | 2 +- clang/include/clang/Basic/LangOptions.h | 5 + clang/include/clang/Driver/Options.td | 47 +- clang/include/clang/Format/Format.h | 446 +- clang/lib/AST/TemplateBase.cpp | 1 + clang/lib/ASTMatchers/ASTMatchFinder.cpp | 16 + clang/lib/Driver/ToolChains/AMDGPU.h | 2 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 45 + clang/lib/Driver/ToolChains/Arch/ARM.h | 1 + clang/lib/Driver/ToolChains/Gnu.cpp | 3 + clang/lib/Driver/ToolChains/HIP.h | 2 +- clang/lib/Format/TokenAnnotator.cpp | 6 +- clang/lib/Frontend/CompilerInvocation.cpp | 141 +- clang/lib/Frontend/InitPreprocessor.cpp | 4 +- clang/lib/Headers/cuda_wrappers/algorithm | 2 +- clang/lib/Headers/cuda_wrappers/new | 2 +- clang/lib/Sema/SemaTemplate.cpp | 2 + clang/test/CodeGen/builtins-wasm.c | 18 +- clang/test/CodeGen/exceptions-strictfp.c | 37 + clang/test/CodeGen/new-pass-manager-opt-bisect.c | 12 + clang/test/Driver/aarch64-sls-hardening-options.c | 45 - clang/test/Driver/amdgpu-toolchain.c | 2 +- clang/test/Driver/hip-toolchain-dwarf.hip | 2 +- clang/test/Driver/ppc-features.cpp | 12 +- clang/test/Driver/sls-hardening-options.c | 97 + clang/test/Frontend/plugin-attribute.cpp | 39 +- clang/test/Lexer/cxx-features.cpp | 170 +- clang/tools/scan-view/CMakeLists.txt | 3 - clang/tools/scan-view/share/FileRadar.scpt | Bin 18418 -> 0 bytes clang/tools/scan-view/share/GetRadarVersion.scpt | 0 clang/tools/scan-view/share/Reporter.py | 251 - .../ASTMatchers/ASTMatchersTraversalTest.cpp | 25 + .../unittests/Frontend/CompilerInvocationTest.cpp | 84 +- clang/www/cxx_dr_status.html | 1 - clang/www/cxx_status.html | 2 +- clang/www/make_cxx_dr_status | 1 - compiler-rt/lib/scudo/standalone/linux.cpp | 9 +- compiler-rt/lib/scudo/standalone/memtag.h | 29 +- .../TestCases/Posix/unpoison-alternate-stack.cpp | 1 - compiler-rt/test/asan/TestCases/longjmp.cpp | 1 - compiler-rt/test/builtins/Unit/atomic_test.c | 14 +- flang/include/flang/Parser/dump-parse-tree.h | 8 +- flang/include/flang/Parser/parse-tree.h | 12 +- flang/lib/Lower/OpenMP.cpp | 10 +- flang/lib/Parser/openacc-parsers.cpp | 6 +- flang/lib/Parser/openmp-parsers.cpp | 21 +- flang/lib/Parser/unparse.cpp | 27 +- flang/lib/Semantics/check-omp-structure.cpp | 11 +- flang/lib/Semantics/check-omp-structure.h | 11 +- flang/lib/Semantics/resolve-directives.cpp | 4 +- flang/lib/Semantics/resolve-names.cpp | 19 +- flang/test/Frontend/print-preprocessed-file.f90 | 4 +- flang/test/Semantics/implicit07.f90 | 3 + flang/test/Semantics/omp-clause-validity01.f90 | 6 +- flang/unittests/Frontend/FrontendActionTest.cpp | 178 +- .../atomics/atomics.align/align.pass.pass.cpp | 2 +- .../libcxx/iterators/trivial_iterators.pass.cpp | 4 +- libcxx/utils/libcxx/test/features.py | 11 +- lld/ELF/InputFiles.h | 4 + lld/ELF/Relocations.cpp | 61 +- lld/MachO/Driver.cpp | 96 +- lld/MachO/InputFiles.cpp | 30 +- lld/MachO/Options.td | 2 +- lld/MachO/SymbolTable.cpp | 19 +- lld/MachO/SymbolTable.h | 5 +- lld/MachO/Symbols.h | 35 +- lld/MachO/SyntheticSections.cpp | 49 +- lld/MachO/SyntheticSections.h | 1 + lld/MachO/UnwindInfoSection.cpp | 214 +- lld/MachO/UnwindInfoSection.h | 31 +- lld/MachO/Writer.cpp | 18 +- lld/test/ELF/Inputs/i386-static-tls-model4.s | 9 - lld/test/ELF/aarch64-tls-le.s | 8 + lld/test/ELF/arm-tls-le32.s | 7 + lld/test/ELF/i386-static-tls-model.s | 8 - lld/test/ELF/i386-tls-le.s | 57 +- lld/test/ELF/i386-zrel-zrela.s | 8 +- lld/test/ELF/mips-tls-hilo.s | 6 +- lld/test/ELF/ppc64-local-exec-tls.s | 12 + lld/test/ELF/ppc64-tls-missing-gdld.s | 85 +- lld/test/ELF/riscv-tls-le.s | 7 + lld/test/ELF/tls.s | 20 + lld/test/ELF/x86-64-gotpc-relax-nopic.s | 4 +- lld/test/ELF/x86-64-reloc-tpoff32-fpic.s | 14 - lld/test/MachO/Inputs/libfunction.s | 6 - lld/test/MachO/archive.s | 30 +- lld/test/MachO/common-symbol-resolution.s | 3 +- lld/test/MachO/dylink-lazy.s | 2 +- lld/test/MachO/filelist.s | 22 +- lld/test/MachO/force-load.s | 22 +- lld/test/MachO/framework.s | 12 +- lld/test/MachO/headerpad.s | 46 +- lld/test/MachO/invalid/archive-no-index.s | 25 +- lld/test/MachO/invalid/bad-archive-member.s | 3 +- lld/test/MachO/invalid/order-file-bad-arch.test | 9 - lld/test/MachO/invalid/order-file-bad-objfile.test | 10 - lld/test/MachO/lto-archive.ll | 3 +- lld/test/MachO/objc.s | 4 +- lld/test/MachO/order-file.s | 185 +- lld/test/MachO/private-extern.s | 143 + lld/test/MachO/resolution.s | 16 +- lld/test/MachO/section-merge.s | 41 +- lld/test/MachO/stabs.s | 3 +- lld/test/MachO/subsections-section-relocs.s | 12 +- lld/test/MachO/subsections-symbol-relocs.s | 37 +- lld/test/MachO/symbol-order.s | 42 +- lld/test/MachO/symtab.s | 35 +- lld/test/MachO/tools/generate-cfi-funcs.py | 2 +- lld/test/MachO/tools/validate-unwind-info.py | 13 +- lld/test/MachO/weak-definition-direct-fetch.s | 22 +- lld/test/MachO/weak-definition-indirect-fetch.s | 24 +- lld/test/MachO/weak-definition-order.s | 21 +- lld/test/MachO/weak-definition-over-dysym.s | 35 +- lld/test/MachO/weak-private-extern.s | 38 + lldb/include/lldb/Target/Process.h | 13 +- lldb/packages/Python/lldbsuite/test/decorators.py | 2 - .../test/tools/lldb-server/gdbremote_testcase.py | 37 +- .../NativeRegisterContextFreeBSD_x86_64.cpp | 8 +- .../Linux/NativeRegisterContextLinux_x86_64.cpp | 12 +- lldb/source/Target/Process.cpp | 21 +- .../api/multiple-targets/TestMultipleTargets.py | 1 + .../call-restarts/TestCallThatRestarts.py | 2 +- .../expression/ir-interpreter/TestIRInterpreter.py | 1 - .../expression/radar_9531204/TestPrintfAfterUp.py | 1 - .../save_jit_objects/TestSaveJITObjects.py | 1 - .../test/API/commands/expression/test/TestExprs.py | 1 - .../API/commands/gui/viewlarge/TestGuiViewLarge.py | 1 + .../commands/process/attach/TestProcessAttach.py | 1 + .../cpp_exception/TestCPPExceptionBreakpoint.py | 2 - .../TestBreakpointInGlobalConstructor.py | 1 - .../functionalities/completion/TestCompletion.py | 1 + .../TestDlopenOtherExecutable.py | 1 + .../inferior-assert/TestInferiorAssert.py | 4 - .../TestRecursiveInferiorStep.py | 1 + ...ConcurrentBreakpointDelayBreakpointOneSignal.py | 1 - .../TestConcurrentSignalDelayBreak.py | 2 +- .../TestConcurrentTwoBreakpointsOneDelaySignal.py | 2 +- .../TestConcurrentTwoBreakpointsOneSignal.py | 2 +- .../TestExitDuringExpression.py | 2 + .../TestStateAfterExpression.py | 1 + .../TestThreadSpecificBpPlusCondition.py | 2 +- .../unwind/noreturn/TestNoreturnUnwind.py | 1 - .../c/conflicting-symbol/TestConflictingSymbol.py | 1 - .../lang/c/const_variables/TestConstVariables.py | 1 - .../API/lang/c/function_types/TestFunctionTypes.py | 1 - .../lang/c/global_variables/TestGlobalVariables.py | 1 - lldb/test/API/lang/c/shared_lib/TestSharedLib.py | 2 - .../cpp/exceptions/TestCPPExceptionBreakpoints.py | 1 - .../TestNamespaceDefinitions.py | 1 - .../test/API/lang/cpp/stl/TestStdCXXDisassembly.py | 1 - lldb/test/API/lang/cpp/this/TestCPPThis.py | 1 - lldb/test/API/python_api/event/TestEvents.py | 2 +- .../lldbutil/iter/TestRegistersIterator.py | 1 + lldb/test/API/python_api/thread/TestThreadAPI.py | 1 - .../API/tools/lldb-server/TestGdbRemoteExitCode.py | 39 +- .../API/tools/lldb-server/TestGdbRemoteKill.py | 18 +- .../tools/lldb-server/TestGdbRemoteModuleInfo.py | 11 +- .../tools/lldb-server/TestGdbRemoteProcessInfo.py | 80 +- .../lldb-server/TestGdbRemoteRegisterState.py | 23 +- .../tools/lldb-server/TestGdbRemoteSingleStep.py | 14 +- .../lldb-server/TestGdbRemoteThreadsInStopReply.py | 100 +- .../lldb-server/TestGdbRemote_vContThreads.py | 2 + .../TestVSCode_setExceptionBreakpoints.py | 1 - .../disconnect/TestVSCode_disconnect.py | 1 + lldb/test/Shell/Recognizer/assert.test | 1 + .../Functionalities/TestExpressionEvaluation.test | 2 +- .../ScriptInterpreter/Lua/watchpoint_callback.test | 1 + llvm/docs/CodingStandards.rst | 2 +- llvm/docs/CommandGuide/FileCheck.rst | 24 + llvm/docs/DeveloperPolicy.rst | 4 +- llvm/docs/FAQ.rst | 2 +- llvm/docs/GettingStarted.rst | 10 +- llvm/docs/GitBisecting.rst | 6 +- llvm/docs/GlobalISel/IRTranslator.rst | 2 +- llvm/docs/HowToReleaseLLVM.rst | 67 +- llvm/docs/LibFuzzer.rst | 4 +- llvm/docs/TestingGuide.rst | 2 +- llvm/docs/TypeMetadata.rst | 2 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 3 - llvm/include/llvm/Analysis/LazyCallGraph.h | 1 - llvm/include/llvm/CodeGen/MachineInstrBuilder.h | 3 + llvm/include/llvm/FileCheck/FileCheck.h | 25 +- llvm/include/llvm/Frontend/OpenACC/ACC.td | 8 + llvm/include/llvm/Frontend/OpenMP/OMP.td | 9 +- llvm/include/llvm/IR/BasicBlock.h | 49 +- llvm/include/llvm/IR/DIBuilder.h | 12 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 26 +- llvm/include/llvm/IR/IRBuilder.h | 17 +- llvm/include/llvm/IR/IntrinsicsARM.td | 4 +- llvm/include/llvm/IR/IntrinsicsPowerPC.td | 42 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 227 + llvm/include/llvm/IR/IntrinsicsX86.td | 7 +- llvm/include/llvm/IR/OptBisect.h | 20 +- llvm/include/llvm/IR/PassManager.h | 6 +- llvm/include/llvm/IR/VPIntrinsics.def | 2 +- llvm/include/llvm/MC/MCAssembler.h | 7 +- llvm/include/llvm/MC/MCContext.h | 16 +- llvm/include/llvm/MC/MCInstrDesc.h | 31 +- llvm/include/llvm/MC/MCSymbol.h | 3 +- llvm/include/llvm/MCA/HardwareUnits/Scheduler.h | 6 +- llvm/include/llvm/Object/ELF.h | 9 +- llvm/include/llvm/Option/OptParser.td | 18 +- llvm/include/llvm/Passes/PassBuilder.h | 3 + .../include/llvm/Passes/StandardInstrumentations.h | 2 +- llvm/include/llvm/Target/TargetMachine.h | 5 + llvm/include/llvm/Transforms/IPO/IROutliner.h | 57 +- .../llvm/Transforms/Scalar/LoopPassManager.h | 105 +- .../llvm/Transforms/Utils/BasicBlockUtils.h | 26 +- llvm/include/llvm/Transforms/Utils/Local.h | 3 +- llvm/lib/Analysis/AliasAnalysis.cpp | 10 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 20 +- llvm/lib/Analysis/BranchProbabilityInfo.cpp | 3 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 31 +- llvm/lib/Analysis/DivergenceAnalysis.cpp | 6 +- llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 10 +- llvm/lib/Analysis/InstructionSimplify.cpp | 42 +- llvm/lib/Analysis/MemDepPrinter.cpp | 3 - llvm/lib/Analysis/MemoryBuiltins.cpp | 12 +- llvm/lib/Analysis/MemoryLocation.cpp | 2 +- llvm/lib/Analysis/ScalarEvolution.cpp | 4 +- llvm/lib/AsmParser/LLParser.cpp | 7 +- llvm/lib/Bitcode/Reader/MetadataLoader.cpp | 9 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 1 + llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 14 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 2 + .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 2 +- llvm/lib/CodeGen/MachineLICM.cpp | 92 +- llvm/lib/CodeGen/MachineModuleInfo.cpp | 3 +- llvm/lib/CodeGen/RDFLiveness.cpp | 2 +- llvm/lib/CodeGen/RegAllocFast.cpp | 43 + .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 19 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 24 +- llvm/lib/CodeGen/StackMaps.cpp | 5 +- .../Orc/RTDyldObjectLinkingLayer.cpp | 3 +- llvm/lib/FileCheck/FileCheck.cpp | 118 +- llvm/lib/IR/AsmWriter.cpp | 1 + llvm/lib/IR/BasicBlock.cpp | 40 +- llvm/lib/IR/DIBuilder.cpp | 5 +- llvm/lib/IR/DebugInfoMetadata.cpp | 6 +- llvm/lib/IR/LLVMContextImpl.cpp | 15 +- llvm/lib/IR/LLVMContextImpl.h | 14 +- llvm/lib/IR/Metadata.cpp | 9 +- llvm/lib/IR/ModuleSummaryIndex.cpp | 2 +- llvm/lib/IR/OptBisect.cpp | 2 + llvm/lib/MC/ELFObjectWriter.cpp | 26 +- llvm/lib/MC/MCContext.cpp | 23 +- llvm/lib/MC/MCDwarf.cpp | 10 +- llvm/lib/MC/MCELFStreamer.cpp | 16 +- llvm/lib/MC/MCObjectStreamer.cpp | 2 +- llvm/lib/MC/MCParser/AsmParser.cpp | 15 +- llvm/lib/MC/MCSection.cpp | 2 +- llvm/lib/MC/MCStreamer.cpp | 2 +- llvm/lib/Object/MachOObjectFile.cpp | 2 +- llvm/lib/Passes/PassBuilder.cpp | 4 + llvm/lib/Passes/StandardInstrumentations.cpp | 8 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 31 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 10 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 6 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 22 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 171 +- llvm/lib/Target/ARM/ARM.h | 3 + llvm/lib/Target/ARM/ARM.td | 14 + llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 44 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 56 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 65 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 9 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 11 + llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 5 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 14 +- llvm/lib/Target/ARM/ARMFeatures.h | 1 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 2 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 35 +- llvm/lib/Target/ARM/ARMInstrThumb.td | 13 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 + llvm/lib/Target/ARM/ARMPredicates.td | 3 + llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp | 12 +- llvm/lib/Target/ARM/ARMRegisterInfo.td | 17 + llvm/lib/Target/ARM/ARMSLSHardening.cpp | 416 ++ llvm/lib/Target/ARM/ARMSubtarget.h | 10 + llvm/lib/Target/ARM/ARMTargetMachine.cpp | 4 + llvm/lib/Target/ARM/CMakeLists.txt | 1 + .../lib/Target/ARM/MCTargetDesc/ARMELFStreamer.cpp | 2 - llvm/lib/Target/CSKY/CMakeLists.txt | 2 + llvm/lib/Target/CSKY/CSKYInstrInfo.td | 6 +- llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt | 15 + .../Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp | 69 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h | 39 + .../CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp | 45 + .../lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp | 25 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h | 29 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp | 71 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h | 61 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp | 62 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h | 48 + llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.cpp | 5 - .../Target/Hexagon/AsmParser/HexagonAsmParser.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonCommonGEP.cpp | 3 +- llvm/lib/Target/Hexagon/HexagonGenInsert.cpp | 8 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 9 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 534 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 2 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 91 +- llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.cpp | 2 +- llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp | 5 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 3 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 65 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 87 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 6 + llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 5 +- llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 10 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 974 +++- llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 3 + llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp | 1 + llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 1 + llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 21 +- llvm/lib/Target/RISCV/RISCVTargetMachine.h | 5 +- llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.cpp | 2 + llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 3 +- llvm/lib/Target/Sparc/MCTargetDesc/SparcMCExpr.cpp | 4 +- llvm/lib/Target/VE/VECallingConv.td | 4 +- llvm/lib/Target/VE/VEISelLowering.cpp | 26 + llvm/lib/Target/VE/VEInstrInfo.cpp | 15 + llvm/lib/Target/VE/VEInstrInfo.td | 4 + .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 2 +- .../Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp | 13 +- llvm/lib/Target/X86/X86InstrSVM.td | 28 +- .../AggressiveInstCombine.cpp | 71 +- llvm/lib/Transforms/IPO/HotColdSplitting.cpp | 61 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 470 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 84 +- .../Instrumentation/PGOInstrumentation.cpp | 3 - llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 2 +- .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 82 +- llvm/lib/Transforms/Scalar/GVNHoist.cpp | 9 - llvm/lib/Transforms/Scalar/LoopPassManager.cpp | 11 +- llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 52 +- llvm/lib/Transforms/Utils/LoopSimplify.cpp | 2 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 134 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 56 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 18 +- llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h | 4 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 52 +- llvm/lib/Transforms/Vectorize/VPlan.h | 219 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 43 +- llvm/runtimes/CMakeLists.txt | 3 + llvm/test/Analysis/BasicAA/noalias-param.ll | 19 +- llvm/test/Analysis/BasicAA/phi-aa.ll | 3 +- llvm/test/Analysis/BasicAA/recphi.ll | 3 +- llvm/test/Assembler/dimodule.ll | 7 +- .../Bitcode/DIModule-fortran-external-module.ll | 59 + .../CodeGen/AArch64/machine-licm-sink-instr.ll | 176 + llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll | 643 +++ .../CodeGen/AArch64/sve-intrinsics-reversal.ll | 35 - llvm/test/CodeGen/AArch64/sve-rev.ll | 97 + .../AMDGPU/GlobalISel/lds-zero-initializer.ll | 4 +- llvm/test/CodeGen/AMDGPU/call-constexpr.ll | 2 +- llvm/test/CodeGen/AMDGPU/fast-regalloc-bundles.mir | 26 + llvm/test/CodeGen/AMDGPU/lds-initializer.ll | 4 +- llvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll | 4 +- .../llvm.amdgcn.ds.gws.barrier-fastregalloc.ll | 19 + llvm/test/CodeGen/ARM/O3-pipeline.ll | 4 + llvm/test/CodeGen/ARM/speculation-hardening-sls.ll | 246 + llvm/test/CodeGen/PowerPC/aix-base-pointer.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 2 +- llvm/test/CodeGen/PowerPC/arr-fp-arg-no-copy.ll | 4 +- llvm/test/CodeGen/PowerPC/bperm.ll | 26 +- llvm/test/CodeGen/PowerPC/combine_ext_trunc.ll | 11 +- llvm/test/CodeGen/PowerPC/constants-i64.ll | 145 +- llvm/test/CodeGen/PowerPC/f128-fma.ll | 8 +- llvm/test/CodeGen/PowerPC/f128-passByValue.ll | 4 +- llvm/test/CodeGen/PowerPC/fast-isel-pcrel.ll | 6 +- llvm/test/CodeGen/PowerPC/fp-strict-f128.ll | 6 +- llvm/test/CodeGen/PowerPC/fp-to-int-to-fp.ll | 8 +- .../PowerPC/fp128-bitcast-after-operation.ll | 12 +- llvm/test/CodeGen/PowerPC/funnel-shift.ll | 12 +- .../CodeGen/PowerPC/machinelicm-cse-dead-flag.mir | 84 + .../PowerPC/memCmpUsedInZeroEqualityComparison.ll | 8 +- llvm/test/CodeGen/PowerPC/negctr.ll | 7 +- llvm/test/CodeGen/PowerPC/ori_imm32.ll | 2 +- llvm/test/CodeGen/PowerPC/ori_imm64.ll | 9 +- llvm/test/CodeGen/PowerPC/p10-spill-crun.ll | 4 +- .../PowerPC/pcrel-call-linkage-with-calls.ll | 20 +- llvm/test/CodeGen/PowerPC/pcrel-got-indirect.ll | 80 +- .../test/CodeGen/PowerPC/pcrel-linkeropt-option.ll | 8 +- llvm/test/CodeGen/PowerPC/pcrel-linkeropt.ll | 48 +- .../PowerPC/pcrel-relocation-plus-offset.ll | 8 +- llvm/test/CodeGen/PowerPC/pcrel-tail-calls.ll | 4 +- llvm/test/CodeGen/PowerPC/pcrel.ll | 4 +- llvm/test/CodeGen/PowerPC/pr43976.ll | 2 +- llvm/test/CodeGen/PowerPC/pr45448.ll | 5 +- llvm/test/CodeGen/PowerPC/pr46759.ll | 2 +- .../rematerializable-instruction-machine-licm.ll | 147 +- llvm/test/CodeGen/PowerPC/sat-register-clobber.ll | 43 + llvm/test/CodeGen/PowerPC/sms-grp-order.ll | 36 +- llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 72 +- llvm/test/CodeGen/PowerPC/stack-clash-prologue.ll | 16 +- llvm/test/CodeGen/PowerPC/stack-realign.ll | 4 +- .../PowerPC/tailcall-speculatable-callee.ll | 6 +- .../CodeGen/PowerPC/unaligned-addressing-mode.ll | 5 +- llvm/test/CodeGen/PowerPC/urem-vector-lkk.ll | 56 +- llvm/test/CodeGen/RISCV/addrspacecast.ll | 49 + llvm/test/CodeGen/RISCV/jumptable.ll | 349 +- llvm/test/CodeGen/RISCV/mul.ll | 410 ++ .../CodeGen/RISCV/rvv/rv32-vsetvli-intrinsics.ll | 33 + .../CodeGen/RISCV/rvv/rv64-vsetvli-intrinsics.ll | 51 + llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vadc-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vadc-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll | 76 +- .../RISCV/rvv/{vadd-rv32.ll => vand-rv32.ll} | 1010 ++-- llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfmv.f.s.ll | 204 + llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv32.ll | 203 + llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv64.ll | 203 + llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 441 ++ llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll | 601 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 1045 ++++ llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 1333 +++++ llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll | 3281 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll | 5361 +++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmadc-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmadc-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 361 ++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 481 ++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 361 ++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 481 ++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 1021 ++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll | 1225 +++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 1021 ++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll | 1225 +++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv32.ll | 236 + llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv64.ll | 288 + llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll | 593 +++ llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll | 593 +++ llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv32.ll | 505 ++ llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv64.ll | 617 +++ llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv32.ll | 236 + llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv64.ll | 288 + llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll | 1189 +++++ llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll | 1621 ++++++ llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll | 1189 +++++ llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll | 1621 ++++++ llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 1705 ++++++ llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll | 2131 ++++++++ llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 1705 ++++++ llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll | 2131 ++++++++ llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll | 3445 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll | 5629 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll | 3445 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll | 5629 ++++++++++++++++++++ .../RISCV/rvv/{vadd-rv32.ll => vxor-rv32.ll} | 1010 ++-- llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/Thumb2/mve-vecreduce-add.ll | 516 ++ llvm/test/CodeGen/Thumb2/mve-vecreduce-addpred.ll | 575 ++ llvm/test/CodeGen/Thumb2/mve-vecreduce-mla.ll | 447 ++ llvm/test/CodeGen/Thumb2/mve-vecreduce-mlapred.ll | 738 +++ llvm/test/CodeGen/VE/Scalar/lea-opt.ll | 63 + llvm/test/CodeGen/VE/Scalar/returnaddr.ll | 91 + llvm/test/CodeGen/VE/Scalar/stacksave.ll | 26 + llvm/test/CodeGen/VE/Vector/fastcc_callee.ll | 25 + llvm/test/CodeGen/X86/equiv_with_vardef.ll | 5 +- .../CodeGen/X86/masked_gather_scatter_widen.ll | 297 ++ llvm/test/CodeGen/X86/statepoint-vreg-invoke.ll | 45 +- llvm/test/CodeGen/XCore/section-name.ll | 4 +- .../DebugInfo/X86/dimodule-external-fortran.ll | 91 + llvm/test/DebugInfo/X86/implicit_value-double.ll | 24 +- llvm/test/FileCheck/check-literal.txt | 62 + llvm/test/MC/AMDGPU/flat-gfx9.s | 1 - llvm/test/MC/AMDGPU/flat-global.s | 1 - llvm/test/MC/AMDGPU/flat.s | 6 - llvm/test/MC/AMDGPU/fma-mix.s | 4 - llvm/test/MC/AMDGPU/literal16.s | 1 + llvm/test/MC/AMDGPU/mad-mix.s | 4 - llvm/test/MC/AMDGPU/smem.s | 1 - llvm/test/MC/AMDGPU/vop1-gfx9-err.s | 1 - llvm/test/MC/AMDGPU/vop1.s | 2 +- llvm/test/MC/AsmParser/align_invalid.s | 4 + llvm/test/MC/AsmParser/directive_ascii.s | 8 + llvm/test/MC/Disassembler/AMDGPU/vop3_gfx9.txt | 2 +- llvm/test/MC/Disassembler/AMDGPU/vop3_vi.txt | 2 +- llvm/test/MC/Disassembler/X86/simple-tests.txt | 10 +- llvm/test/MC/ELF/basic-elf-32.s | 4 +- llvm/test/MC/ELF/{fde.s => cfi-fde-encoding.s} | 0 .../return-column.s => ELF/cfi-return-column.s} | 0 llvm/test/MC/{X86 => ELF}/cfi-scope-errors.s | 0 .../cfi-scope-errors2.s} | 7 +- llvm/test/MC/ELF/compression.s | 4 +- llvm/test/MC/{X86 => ELF}/expand-var.s | 0 llvm/test/MC/ELF/got-relaxed-rex.s | 36 - llvm/test/MC/ELF/invalid-symver.s | 7 - llvm/test/MC/ELF/multiple-different-symver.s | 6 - llvm/test/MC/ELF/multiple-equiv-symver.s | 6 - llvm/test/MC/ELF/relocation-386.s | 5 +- llvm/test/MC/ELF/symver-err.s | 12 + llvm/test/MC/Mips/elf-relsym.s | 10 +- llvm/test/MC/Mips/xgot.s | 4 +- llvm/test/MC/X86/SVM-32.s | 30 +- llvm/test/MC/X86/SVM-64.s | 30 +- llvm/test/MC/X86/{pr38826.s => cfi_offset-eip.s} | 0 ...ef_cfa-crash.s => compact-unwind-cfi_def_cfa.s} | 0 llvm/test/MC/X86/fde-reloc.s | 11 - llvm/test/MC/X86/gotpcrelx.s | 65 + llvm/test/MC/X86/x86-32-coverage.s | 10 +- llvm/test/MC/X86/x86-32.s | 10 +- llvm/test/Reduce/remove-alias.ll | 3 +- llvm/test/TableGen/directive1.td | 13 + .../Transforms/AggressiveInstCombine/funnel.ll | 118 +- .../Transforms/AggressiveInstCombine/rotate.ll | 11 +- .../Transforms/CodeExtractor/extract-assume.ll | 2 +- llvm/test/Transforms/Coroutines/coro-heap-elide.ll | 2 +- .../MSSA/multiblock-memintrinsics.ll | 4 +- .../MSSA/out-of-bounds-stores.ll | 2 + .../DeadStoreElimination/MSSA/overlap.ll | 6 +- .../DeadStoreElimination/MSSA/scoped-noalias.ll | 4 +- llvm/test/Transforms/GVNSink/indirect-call.ll | 2 +- llvm/test/Transforms/GVNSink/sink-common-code.ll | 2 +- .../HotColdSplit/apply-penalty-for-inputs.ll | 21 +- .../HotColdSplit/apply-penalty-for-outputs.ll | 8 +- .../HotColdSplit/apply-successor-penalty.ll | 13 +- .../HotColdSplit/assumption-cache-invalidation.ll | 7 +- llvm/test/Transforms/IROutliner/extraction.ll | 50 +- llvm/test/Transforms/IROutliner/illegal-assumes.ll | 38 +- .../test/Transforms/IROutliner/illegal-branches.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-callbr.ll | 8 +- llvm/test/Transforms/IROutliner/illegal-calls.ll | 8 +- .../test/Transforms/IROutliner/illegal-catchpad.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-cleanup.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-frozen.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-gep.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-invoke.ll | 4 +- .../Transforms/IROutliner/illegal-landingpad.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-memcpy.ll | 40 +- llvm/test/Transforms/IROutliner/illegal-memmove.ll | 40 +- llvm/test/Transforms/IROutliner/illegal-memset.ll | 4 +- .../Transforms/IROutliner/illegal-phi-nodes.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-vaarg.ll | 30 +- llvm/test/Transforms/IROutliner/legal-debug.ll | 4 +- .../IROutliner/outlining-address-taken.ll | 4 +- .../IROutliner/outlining-constants-vs-registers.ll | 78 + ...ructure.ll => outlining-different-constants.ll} | 30 +- .../IROutliner/outlining-different-globals.ll | 40 + .../IROutliner/outlining-different-structure.ll | 8 +- .../IROutliner/outlining-same-constants.ll | 11 +- .../IROutliner/outlining-same-globals.ll | 13 +- llvm/test/Transforms/InstCombine/CPP_min_max.ll | 54 +- llvm/test/Transforms/InstCombine/X86/x86-sse4a.ll | 18 +- llvm/test/Transforms/InstCombine/abs-1.ll | 232 +- llvm/test/Transforms/InstCombine/abs_abs.ll | 496 +- llvm/test/Transforms/InstCombine/bitcast.ll | 12 +- .../InstCombine/builtin-dynamic-object-size.ll | 57 +- llvm/test/Transforms/InstCombine/call-callconv.ll | 12 +- .../test/Transforms/InstCombine/clamp-to-minmax.ll | 102 +- llvm/test/Transforms/InstCombine/cttz-abs.ll | 11 +- llvm/test/Transforms/InstCombine/icmp.ll | 18 +- .../Transforms/InstCombine/insert-const-shuf.ll | 20 +- .../Transforms/InstCombine/limit-max-iterations.ll | 39 - llvm/test/Transforms/InstCombine/max-of-nots.ll | 10 +- llvm/test/Transforms/InstCombine/minmax-fp.ll | 68 +- llvm/test/Transforms/InstCombine/pr21199.ll | 19 +- .../Transforms/InstCombine/preserve-sminmax.ll | 24 +- llvm/test/Transforms/InstCombine/select_meta.ll | 102 +- llvm/test/Transforms/InstCombine/smax-icmp.ll | 48 +- llvm/test/Transforms/InstCombine/smin-icmp.ll | 48 +- .../Transforms/InstCombine/sub-of-negatible.ll | 8 +- llvm/test/Transforms/InstCombine/umax-icmp.ll | 48 +- llvm/test/Transforms/InstCombine/umin-icmp.ll | 48 +- llvm/test/Transforms/InstSimplify/AndOrXor.ll | 324 +- llvm/test/Transforms/InstSimplify/abs_intrinsic.ll | 32 + .../LoopUnswitch/2011-11-18-SimpleSwitch.ll | 14 +- .../Transforms/LoopVectorize/ARM/pointer_iv.ll | 59 +- .../test/Transforms/LoopVectorize/X86/reg-usage.ll | 4 +- .../LoopVectorize/dont-fold-tail-for-const-TC.ll | 69 + .../dont-fold-tail-for-divisible-TC.ll | 62 + .../exit-block-dominates-rt-check-block.ll | 6 +- llvm/test/Transforms/ObjCARC/contract-marker.ll | 20 + .../PhaseOrdering/X86/vector-reductions.ll | 8 +- .../Transforms/PhaseOrdering/min-max-abs-cse.ll | 11 +- .../SimplifyCFG/2004-12-10-SimplifyCFGCrash.ll | 2 +- .../Transforms/SimplifyCFG/2005-06-16-PHICrash.ll | 2 +- .../SimplifyCFG/2005-08-01-PHIUpdateFail.ll | 2 +- .../Transforms/SimplifyCFG/2006-08-03-Crash.ll | 2 +- .../Transforms/SimplifyCFG/2008-12-16-DCECond.ll | 2 +- .../SimplifyCFG/2011-09-05-TrivialLPad.ll | 2 +- .../SimplifyCFG/ARM/speculate-vector-ops.ll | 4 +- llvm/test/Transforms/SimplifyCFG/BrUnwind.ll | 2 +- llvm/test/Transforms/SimplifyCFG/DeadSetCC.ll | 2 +- llvm/test/Transforms/SimplifyCFG/HoistCode.ll | 2 +- .../Transforms/SimplifyCFG/UncondBranchToReturn.ll | 2 +- .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 2 +- .../SimplifyCFG/X86/2010-03-30-InvokeCrash.ll | 2 +- .../SimplifyCFG/X86/CoveredLookupTable.ll | 2 +- llvm/test/Transforms/SimplifyCFG/X86/bug-25299.ll | 2 +- .../SimplifyCFG/X86/disable-lookup-table.ll | 2 +- llvm/test/Transforms/SimplifyCFG/X86/pr39187-g.ll | 2 +- .../SimplifyCFG/X86/switch-covered-bug.ll | 2 +- .../Transforms/SimplifyCFG/X86/switch-table-bug.ll | 2 +- llvm/test/Transforms/SimplifyCFG/branch-fold.ll | 2 +- .../Transforms/SimplifyCFG/branch-phi-thread.ll | 2 +- .../SimplifyCFG/debug-info-thread-phi.ll | 2 +- .../SimplifyCFG/duplicate-ret-into-uncond-br.ll | 31 + llvm/test/Transforms/SimplifyCFG/extract-cost.ll | 2 +- .../SimplifyCFG/fold-branch-to-common-dest.ll | 2 +- .../Transforms/SimplifyCFG/hoist-common-code.ll | 2 +- .../Transforms/SimplifyCFG/hoist-with-range.ll | 2 +- llvm/test/Transforms/SimplifyCFG/indirectbr.ll | 2 +- llvm/test/Transforms/SimplifyCFG/invoke_unwind.ll | 2 +- .../Transforms/SimplifyCFG/lifetime-landingpad.ll | 2 +- .../merge-duplicate-conditional-ret-val.ll | 21 + llvm/test/Transforms/SimplifyCFG/pr39807.ll | 2 +- llvm/test/Transforms/SimplifyCFG/pr46638.ll | 2 +- .../SimplifyCFG/preserve-branchweights-partial.ll | 4 +- .../SimplifyCFG/preserve-branchweights.ll | 2 +- llvm/test/Transforms/SimplifyCFG/rangereduce.ll | 2 +- .../Transforms/SimplifyCFG/switch-masked-bits.ll | 2 +- .../SimplifyCFG/switch-on-const-select.ll | 2 +- .../Transforms/SimplifyCFG/switch-range-to-icmp.ll | 2 +- .../SimplifyCFG/switch-simplify-crash.ll | 2 +- .../SimplifyCFG/switch-to-select-two-case.ll | 2 +- .../Transforms/SimplifyCFG/switch_switch_fold.ll | 2 +- llvm/test/Transforms/SimplifyCFG/switch_thread.ll | 2 +- .../test/Transforms/SimplifyCFG/unprofitable-pr.ll | 2 +- llvm/test/tools/llvm-mca/X86/Atom/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Atom/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Barcelona/resources-sse1.s | 2 +- .../llvm-mca/X86/Barcelona/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/BdVer2/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/BdVer2/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/BdVer2/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Broadwell/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Broadwell/resources-sse1.s | 2 +- .../llvm-mca/X86/Broadwell/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/BtVer2/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/BtVer2/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/BtVer2/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/BtVer2/stmxcsr-ldmxcsr.s | 10 +- .../tools/llvm-mca/X86/Generic/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Generic/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Generic/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Haswell/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Haswell/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Haswell/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Haswell/stmxcsr-ldmxcsr.s | 26 +- llvm/test/tools/llvm-mca/X86/SLM/resources-sse1.s | 2 +- .../test/tools/llvm-mca/X86/SLM/resources-x86_64.s | 4 +- .../llvm-mca/X86/SandyBridge/resources-avx1.s | 2 +- .../llvm-mca/X86/SandyBridge/resources-sse1.s | 2 +- .../llvm-mca/X86/SandyBridge/resources-x86_64.s | 4 +- .../llvm-mca/X86/SkylakeClient/resources-avx1.s | 2 +- .../llvm-mca/X86/SkylakeClient/resources-sse1.s | 2 +- .../llvm-mca/X86/SkylakeClient/resources-x86_64.s | 4 +- .../llvm-mca/X86/SkylakeServer/resources-avx1.s | 2 +- .../llvm-mca/X86/SkylakeServer/resources-sse1.s | 2 +- .../llvm-mca/X86/SkylakeServer/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Znver1/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Znver1/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Znver1/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-x86_64.s | 4 +- llvm/tools/llvm-profgen/llvm-profgen.cpp | 4 +- llvm/unittests/IR/MetadataTest.cpp | 22 +- llvm/unittests/Support/TargetParserTest.cpp | 1112 ++-- .../Transforms/Scalar/LoopPassManagerTest.cpp | 77 +- .../Transforms/Utils/BasicBlockUtilsTest.cpp | 230 + llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 57 +- llvm/utils/TableGen/CodeGenSchedule.cpp | 3 + llvm/utils/TableGen/CodeGenSchedule.h | 2 +- llvm/utils/TableGen/CodeGenTarget.cpp | 14 +- llvm/utils/TableGen/DirectiveEmitter.cpp | 28 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 5 +- llvm/utils/TableGen/OptParserEmitter.cpp | 41 +- .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 6 +- .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 1 + mlir/docs/Dialects/Linalg.md | 110 +- mlir/docs/PatternRewriter.md | 2 +- mlir/docs/SPIRVToLLVMDialectConversion.md | 188 +- mlir/include/mlir-c/Support.h | 1 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 35 + .../Dialect/Linalg/Analysis/DependenceAnalysis.h | 14 +- mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 15 +- mlir/include/mlir/Dialect/Linalg/EDSC/Intrinsics.h | 1 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 9 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 122 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 632 ++- mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h | 166 - mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 20 +- mlir/include/mlir/Dialect/Vector/VectorOps.h | 2 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 65 +- mlir/include/mlir/Dialect/Vector/VectorUtils.h | 4 +- mlir/include/mlir/IR/OpBase.td | 24 +- mlir/include/mlir/Interfaces/VectorInterfaces.td | 28 +- .../Dialect/Linalg/CPU/test-tensor-matmul.mlir | 2 +- .../AffineToStandard/AffineToStandard.cpp | 125 +- .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 16 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 46 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 6 +- mlir/lib/Conversion/VectorToSCF/VectorToSCF.cpp | 41 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 18 + .../Dialect/Linalg/Analysis/DependenceAnalysis.cpp | 94 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 65 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 390 +- mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 113 +- .../lib/Dialect/Linalg/Transforms/DropUnitDims.cpp | 17 +- .../Linalg/Transforms/ElementwiseToLinalg.cpp | 62 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 50 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 152 +- .../Dialect/Linalg/Transforms/Generalization.cpp | 8 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/Interchange.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 11 +- .../Dialect/Linalg/Transforms/Sparsification.cpp | 20 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 58 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 17 +- .../Dialect/Linalg/Transforms/Vectorization.cpp | 11 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 6 - mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 4 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 154 +- .../Dialect/Vector/VectorTransferOpTransforms.cpp | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 57 +- mlir/lib/Dialect/Vector/VectorUtils.cpp | 12 +- .../Conversion/AffineToStandard/lower-affine.mlir | 125 + mlir/test/Dialect/GPU/invalid.mlir | 14 + mlir/test/Dialect/GPU/ops.mlir | 11 + mlir/test/Dialect/Linalg/bufferize.mlir | 88 +- .../Linalg/canonicalize-duplicate-inputs.mlir | 38 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 9 +- .../Linalg/convert-elementwise-to-linalg.mlir | 72 +- .../test/Dialect/Linalg/drop-unit-extent-dims.mlir | 61 +- mlir/test/Dialect/Linalg/fold-unit-trip-loops.mlir | 21 +- mlir/test/Dialect/Linalg/fusion-tensor.mlir | 439 +- mlir/test/Dialect/Linalg/generalize-named-ops.mlir | 12 +- mlir/test/Dialect/Linalg/invalid.mlir | 137 +- mlir/test/Dialect/Linalg/parallel-loops.mlir | 4 +- mlir/test/Dialect/Linalg/reshape_fusion.mlir | 211 +- .../Linalg/reshape_linearization_fusion.mlir | 206 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 68 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 81 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 81 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 101 +- mlir/test/Dialect/Linalg/sparse_invalid.mlir | 112 +- mlir/test/Dialect/Linalg/sparse_parallel.mlir | 12 +- mlir/test/Dialect/Linalg/sparse_storage.mlir | 5 +- mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 4 +- .../test/Dialect/Linalg/tile-and-fuse-tensors.mlir | 8 +- mlir/test/Dialect/Linalg/tile-tensors.mlir | 6 +- mlir/test/Dialect/Vector/invalid.mlir | 12 +- mlir/test/Dialect/Vector/ops.mlir | 48 + mlir/test/Dialect/Vector/vector-transforms.mlir | 36 +- mlir/test/EDSC/builder-api-test.cpp | 12 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 5 +- .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 3 - mlir/test/mlir-tblgen/op-decl.td | 4 +- .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 28 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 44 +- 841 files changed, 162429 insertions(+), 9296 deletions(-) mode change 100644 => 100755 clang/lib/Format/TokenAnnotator.cpp create mode 100644 clang/test/CodeGen/exceptions-strictfp.c create mode 100644 clang/test/CodeGen/new-pass-manager-opt-bisect.c delete mode 100644 clang/test/Driver/aarch64-sls-hardening-options.c create mode 100644 clang/test/Driver/sls-hardening-options.c delete mode 100644 clang/tools/scan-view/share/FileRadar.scpt delete mode 100644 clang/tools/scan-view/share/GetRadarVersion.scpt delete mode 100644 clang/tools/scan-view/share/Reporter.py delete mode 100644 lld/test/ELF/Inputs/i386-static-tls-model4.s delete mode 100644 lld/test/ELF/x86-64-reloc-tpoff32-fpic.s delete mode 100644 lld/test/MachO/Inputs/libfunction.s delete mode 100644 lld/test/MachO/invalid/order-file-bad-arch.test delete mode 100644 lld/test/MachO/invalid/order-file-bad-objfile.test create mode 100644 lld/test/MachO/private-extern.s create mode 100644 lld/test/MachO/weak-private-extern.s create mode 100644 llvm/lib/Target/ARM/ARMSLSHardening.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h create mode 100644 llvm/test/Bitcode/DIModule-fortran-external-module.ll create mode 100644 llvm/test/CodeGen/AArch64/machine-licm-sink-instr.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-rev.ll create mode 100644 llvm/test/CodeGen/AMDGPU/fast-regalloc-bundles.mir create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier-fastregalloc.ll create mode 100644 llvm/test/CodeGen/ARM/speculation-hardening-sls.ll create mode 100644 llvm/test/CodeGen/PowerPC/machinelicm-cse-dead-flag.mir create mode 100644 llvm/test/CodeGen/PowerPC/sat-register-clobber.ll create mode 100644 llvm/test/CodeGen/RISCV/addrspacecast.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rv32-vsetvli-intrinsics.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rv64-vsetvli-intrinsics.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll copy llvm/test/CodeGen/RISCV/rvv/{vadd-rv32.ll => vand-rv32.ll} (51%) create mode 100644 llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmv.f.s.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll copy llvm/test/CodeGen/RISCV/rvv/{vadd-rv32.ll => vxor-rv32.ll} (51%) create mode 100644 llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/lea-opt.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/returnaddr.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/stacksave.ll create mode 100644 llvm/test/DebugInfo/X86/dimodule-external-fortran.ll create mode 100644 llvm/test/FileCheck/check-literal.txt rename llvm/test/MC/ELF/{fde.s => cfi-fde-encoding.s} (100%) rename llvm/test/MC/{X86/return-column.s => ELF/cfi-return-column.s} (100%) rename llvm/test/MC/{X86 => ELF}/cfi-scope-errors.s (100%) rename llvm/test/MC/{X86/cfi-open-within-another-crash.s => ELF/cfi-scope-errors2. [...] rename llvm/test/MC/{X86 => ELF}/expand-var.s (100%) delete mode 100644 llvm/test/MC/ELF/got-relaxed-rex.s delete mode 100644 llvm/test/MC/ELF/invalid-symver.s delete mode 100644 llvm/test/MC/ELF/multiple-different-symver.s delete mode 100644 llvm/test/MC/ELF/multiple-equiv-symver.s create mode 100644 llvm/test/MC/ELF/symver-err.s rename llvm/test/MC/X86/{pr38826.s => cfi_offset-eip.s} (100%) rename llvm/test/MC/X86/{cfi_def_cfa-crash.s => compact-unwind-cfi_def_cfa.s} (100%) delete mode 100644 llvm/test/MC/X86/fde-reloc.s create mode 100644 llvm/test/Transforms/IROutliner/outlining-constants-vs-registers.ll copy llvm/test/Transforms/IROutliner/{outlining-different-structure.ll => outlinin [...] create mode 100644 llvm/test/Transforms/IROutliner/outlining-different-globals.ll delete mode 100644 llvm/test/Transforms/InstCombine/limit-max-iterations.ll create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-const-TC.ll create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-divisible-TC.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/duplicate-ret-into-uncond-br.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/merge-duplicate-conditional-re [...] delete mode 100644 mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h