This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 5f2b68d Use DL preferred alignment for alloca in Value::getPointerAlignment new aeb3be1 isSafeToLoadUnconditionally support queries without a context new 80ebcca [mips][microMIPS] Add CodeGen support for SLL16, SRL16, SLL, [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/Analysis/Loads.h | 6 ++-- lib/Analysis/Loads.cpp | 9 +++-- lib/Target/Mips/MicroMips32r6InstrInfo.td | 10 +++--- lib/Target/Mips/MicroMipsInstrInfo.td | 27 +++++++++++++++ lib/Target/Mips/MipsInstrInfo.td | 16 +++++---- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 4 +-- lib/Transforms/Scalar/SROA.cpp | 9 +++-- lib/Transforms/Scalar/ScalarReplAggregates.cpp | 10 ++++-- lib/Transforms/Scalar/TailRecursionElimination.cpp | 3 +- test/CodeGen/Mips/llvm-ir/ashr.ll | 40 ++++++++++++++++++++-- test/CodeGen/Mips/llvm-ir/lshr.ll | 37 ++++++++++++++++++-- test/CodeGen/Mips/llvm-ir/shl.ll | 37 ++++++++++++++++++++ test/CodeGen/Mips/micromips-shift.ll | 2 ++ test/MC/Disassembler/Mips/micromips32r6/valid.txt | 5 +++ test/MC/Disassembler/Mips/micromips64r6/valid.txt | 6 ++++ test/MC/Mips/micromips-shift-instructions.s | 27 +++++++++++++++ test/MC/Mips/micromips/invalid.s | 5 +++ test/MC/Mips/micromips32r6/invalid.s | 12 +++++++ test/MC/Mips/micromips32r6/valid.s | 14 ++++++++ test/MC/Mips/micromips64r6/invalid.s | 12 +++++++ test/MC/Mips/micromips64r6/valid.s | 14 ++++++++ 21 files changed, 275 insertions(+), 30 deletions(-)