This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/binutils-gdb.
from e7360783ae Automatic date update in version.in adds fc3579da2e sim: ppc: constify strings in igen tooling adds f098231806 sim: ppc: handle \r in igen inputs [PR sim/28476] adds c704d6e7ee sim: events: clean up trace casts adds ad2511744f sim: mn10300: clean up pointer casts adds 7b83db6a74 sim: ppc: switch core types to stdint.h types adds fad7f13ae1 sim: ppc: clean up printf format handling adds f0bef2e9a7 sim: bfin: cast pointers using uintptr_t adds 6dc840d69d sim: d10v: clean up pointer casts adds 06969ac449 sim: m68hc11: clean up pointer casts adds 8009a84cfd sim: ppc: fix the printf fix for 32-bit systems adds 0eecf48fd4 sim: igen: minor build output alignment fix adds 5c15e06faf sim: or1k: build with -Werror adds cd37cffed6 sim: sh: reduce -Wno-error scope adds c79eb8d991 sim: cris: reduce -Wno-error scope adds d0d7f2a742 sim: erc32: reduce -Wno-error scope adds 6391b286b1 sim: mips: reduce -Wno-error scope adds 5d2b3c53a5 sim: m32r: reduce -Wno-error scope adds 97ebc24886 sim: frv: reduce -Wno-error scope adds 2871d4d7f3 sim: lm32: reduce -Wno-error scope adds 94c9216c03 sim: iq2000: reduce -Wno-error scope
No new revisions were added by this update.
Summary of changes: sim/bfin/dv-bfin_cec.c | 2 +- sim/bfin/dv-bfin_ctimer.c | 4 +- sim/bfin/dv-bfin_dma.c | 4 +- sim/bfin/dv-bfin_ebiu_amc.c | 2 +- sim/bfin/dv-bfin_ebiu_ddrc.c | 4 +- sim/bfin/dv-bfin_ebiu_sdc.c | 4 +- sim/bfin/dv-bfin_emac.c | 4 +- sim/bfin/dv-bfin_eppi.c | 4 +- sim/bfin/dv-bfin_gpio.c | 4 +- sim/bfin/dv-bfin_gpio2.c | 4 +- sim/bfin/dv-bfin_gptimer.c | 4 +- sim/bfin/dv-bfin_jtag.c | 4 +- sim/bfin/dv-bfin_mmu.c | 4 +- sim/bfin/dv-bfin_nfc.c | 4 +- sim/bfin/dv-bfin_otp.c | 6 +- sim/bfin/dv-bfin_pfmon.c | 4 +- sim/bfin/dv-bfin_pint.c | 4 +- sim/bfin/dv-bfin_pll.c | 4 +- sim/bfin/dv-bfin_ppi.c | 4 +- sim/bfin/dv-bfin_rtc.c | 4 +- sim/bfin/dv-bfin_sic.c | 16 ++--- sim/bfin/dv-bfin_spi.c | 4 +- sim/bfin/dv-bfin_twi.c | 4 +- sim/bfin/dv-bfin_uart.c | 4 +- sim/bfin/dv-bfin_uart2.c | 4 +- sim/bfin/dv-bfin_wdog.c | 4 +- sim/bfin/dv-bfin_wp.c | 4 +- sim/bfin/dv-eth_phy.c | 4 +- sim/common/Make-common.in | 2 +- sim/common/sim-events.c | 155 +++++++++++++++++++++++-------------------- sim/cris/Makefile.in | 4 +- sim/d10v/interp.c | 12 ++-- sim/erc32/Makefile.in | 4 +- sim/frv/Makefile.in | 4 +- sim/iq2000/Makefile.in | 4 +- sim/iq2000/sim-if.c | 6 +- sim/lm32/Makefile.in | 4 +- sim/lm32/dv-lm32cpu.c | 2 +- sim/lm32/sim-if.c | 4 +- sim/m32r/Makefile.in | 4 +- sim/m68hc11/dv-m68hc11tim.c | 6 +- sim/mips/Makefile.in | 4 +- sim/mips/sim-main.c | 12 ++-- sim/mn10300/dv-mn103ser.c | 6 +- sim/mn10300/dv-mn103tim.c | 12 ++-- sim/or1k/Makefile.in | 3 - sim/ppc/device.c | 16 ++--- sim/ppc/emul_chirp.c | 84 +++++++++++------------ sim/ppc/events.c | 68 +++++++++---------- sim/ppc/filter.c | 8 +-- sim/ppc/gdb-sim.c | 8 +-- sim/ppc/gen-icache.c | 4 +- sim/ppc/gen-itable.c | 12 ++-- sim/ppc/gen-model.c | 8 +-- sim/ppc/hw_init.c | 14 ++-- sim/ppc/ld-cache.c | 9 +-- sim/ppc/ld-cache.h | 20 +++--- sim/ppc/ld-decode.c | 2 +- sim/ppc/ld-decode.h | 2 +- sim/ppc/ld-insn.c | 16 ++--- sim/ppc/lf.c | 4 +- sim/ppc/lf.h | 4 +- sim/ppc/misc.c | 8 +-- sim/ppc/misc.h | 4 +- sim/ppc/psim.c | 9 ++- sim/ppc/sim_calls.c | 12 ++-- sim/ppc/table.c | 24 ++++--- sim/ppc/tree.c | 6 +- sim/ppc/vm.c | 16 ++--- sim/ppc/words.h | 23 +++---- sim/sh/Makefile.in | 4 +- 71 files changed, 385 insertions(+), 370 deletions(-)