This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_cross/gnu-master-arm-check_cross in repository toolchain/ci/binutils-gdb.
from ef5e5b0b65 gdb: change bcache::insert `added` parameter to bool adds 7d0a7dce39 Automatic date update in version.in adds e61ef79e3a CSKY: Refine literals pool dump process and float register parser. adds 8119cc3837 CSKY: Fix Encode of mulsws. adds 4211a34001 CSKY: Add CPU CK803r3. adds f6e6b05211 32-bit host pdp11 breakage adds 2f26cc79cc ubasn: elf32-pru.c:570 left shift of negative value adds 26009aa763 ubsan elfnn-aarch64.c:7142 shift exponent 32 is too large adds 839f41a323 ubsan: objdump.c:3009 negation of -2147483648 adds 251150adb1 ubsan: bfin-lex.l:503 left shift cannot be represented adds 4dda287bf6 ubsan: obj-macho.c:503 left shift cannot be represented adds 17e782e94f ubsan: rx-parse.y:1743 shift exponent 32 is too large adds 602e9f0ae7 ubsan: tc-d30v.c left shift cannot be represented adds 7697028a6c ubsan: tc-mips.c:9606 shift exponent 32 is too large adds 1929210d46 ubsan: tc-nios2.c:1403 shift exponent 32 is too large adds 6228e2790a ubsan: tc-sparc.c:1146 left shift cannot be represented adds 01a6f9da64 ubsan: tc-z80.c:3656 shift exponent 32 is too large adds c77a6ef610 ubsan: expr.c:1725,1741 signed integer overflow adds 427202d967 ubsan: bfin-dis.c:160 shift exponent 32 is too large adds ae3e98b418 ubsan: *-ibld.c adds 3c5097eae4 ubsan: crx-dis.c:571 left shift of negative value adds caf4537af5 ubsan: csky-dis.c:1038 left shift cannot be represented adds b4b393495f ubsan: i386-dis.c adds 7c80dd4c2c ubsan: v850-opc.c:412 left shift cannot be represented adds 02c6f3f1fc Do not auto-dereference null pointers in Ada MI varobj adds c5065df043 gdb: remove maint_print_section_data adds 8807b2206d Automatic date update in version.in adds d48b742bc1 heap use after free in xcoff_archive_info_eq adds 72bd6912ea RISC-V: Improve the error message for the mis-matched ISA versions. adds 32f0ce4db9 RISC-V: Report warnings rather than errors for the mis-match [...] adds 9184ef8a92 RISC-V: Minor cleanup and typos when merging elf attributes. adds 8f5c6526eb [gdb/breakpoint, PIE] Handle setting breakpoint on label wit [...] adds ac267c754c Fix a division by zero error when processing secondary reloc [...] adds dd216e07a1 gas: Use DW_FORM_sec_offset for DWARF version 4 or higher. adds 1d01693f55 sim: better handle builds of primary targets lacking sims adds 0316fb52d6 bpf: several small fixes in the simulator adds e56798df08 Support printing of 16 byte real/complex type for Flang compiler adds c5cd900e4f Allow Flang kind printing in complex.exp,pointer-to-pointer. [...]
No new revisions were added by this update.
Summary of changes: bfd/ChangeLog | 47 +++++++ bfd/elf.c | 11 ++ bfd/elf32-pru.c | 2 +- bfd/elfnn-aarch64.c | 2 +- bfd/elfnn-riscv.c | 95 +++++++------ bfd/elfxx-riscv.c | 12 +- bfd/version.h | 2 +- bfd/xcofflink.c | 2 +- binutils/ChangeLog | 4 + binutils/objdump.c | 4 +- gas/ChangeLog | 68 ++++++++++ gas/config/bfin-lex.l | 2 +- gas/config/obj-macho.c | 2 +- gas/config/rx-parse.y | 48 +++---- gas/config/tc-csky.c | 92 ++++++++++--- gas/config/tc-d30v.c | 4 +- gas/config/tc-mips.c | 7 +- gas/config/tc-nios2.c | 2 +- gas/config/tc-pdp11.c | 2 + gas/config/tc-sparc.c | 2 +- gas/config/tc-z80.c | 2 +- gas/dwarf2dbg.c | 20 +-- gas/expr.c | 4 +- gas/testsuite/gas/csky/cskyv2_dsp.d | 2 +- gdb/ChangeLog | 28 ++++ gdb/ada-varobj.c | 6 + gdb/dwarf2/read.c | 4 +- gdb/i386-tdep.c | 4 +- gdb/maint.c | 101 ++++++-------- gdb/testsuite/ChangeLog | 19 +++ gdb/testsuite/gdb.ada/mi_var_access.exp | 22 +++ gdb/testsuite/gdb.ada/mi_var_access/mi_access.adb | 4 +- gdb/testsuite/gdb.ada/mi_var_array.exp | 10 +- gdb/testsuite/gdb.base/label-without-address.exp | 5 + gdb/testsuite/gdb.fortran/complex.exp | 14 +- gdb/testsuite/gdb.fortran/pointer-to-pointer.exp | 7 +- gdb/testsuite/gdb.fortran/vla-ptr-info.exp | 4 +- gdb/testsuite/lib/fortran.exp | 28 ++++ include/ChangeLog | 9 ++ include/opcode/csky.h | 1 + include/opcode/v850.h | 2 +- ld/ChangeLog | 32 +++++ .../ld-riscv-elf/attr-merge-arch-failed-01.d | 8 +- .../ld-riscv-elf/attr-merge-arch-failed-01a.s | 2 +- .../ld-riscv-elf/attr-merge-arch-failed-01b.s | 2 +- .../ld-riscv-elf/attr-merge-arch-failed-02.d | 27 ++++ .../ld-riscv-elf/attr-merge-arch-failed-02a.s | 1 + .../ld-riscv-elf/attr-merge-arch-failed-02b.s | 1 + .../ld-riscv-elf/attr-merge-arch-failed-02c.s | 1 + .../ld-riscv-elf/attr-merge-arch-failed-02d.s | 1 + .../ld-riscv-elf/attr-merge-priv-spec-failed-01.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-02.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-03.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-04.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-05.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-06.d | 4 +- ld/testsuite/ld-riscv-elf/ld-riscv-elf.exp | 1 + ld/testsuite/ld-scripts/sysroot-prefix.exp | 2 +- opcodes/ChangeLog | 60 +++++++++ opcodes/bfin-dis.c | 2 +- opcodes/bpf-ibld.c | 8 +- opcodes/cgen-ibld.in | 8 +- opcodes/crx-dis.c | 148 ++++++++++----------- opcodes/csky-dis.c | 2 +- opcodes/csky-opc.h | 6 +- opcodes/epiphany-ibld.c | 8 +- opcodes/fr30-ibld.c | 8 +- opcodes/frv-ibld.c | 8 +- opcodes/i386-dis.c | 26 ++-- opcodes/ip2k-ibld.c | 8 +- opcodes/iq2000-ibld.c | 8 +- opcodes/lm32-ibld.c | 8 +- opcodes/m32c-ibld.c | 8 +- opcodes/m32r-ibld.c | 8 +- opcodes/mep-ibld.c | 8 +- opcodes/mt-ibld.c | 8 +- opcodes/or1k-ibld.c | 8 +- opcodes/v850-opc.c | 142 ++++++++++---------- opcodes/xc16x-ibld.c | 8 +- opcodes/xstormy16-ibld.c | 8 +- sim/ChangeLog | 15 +++ sim/bpf/bpf-helpers.h | 2 +- sim/bpf/bpf.c | 1 + sim/bpf/configure | 65 ++++++++- sim/bpf/configure.ac | 1 + sim/bpf/sim-if.c | 2 + sim/bpf/traps.c | 2 + sim/configure | 8 +- sim/configure.ac | 8 +- 89 files changed, 968 insertions(+), 450 deletions(-) create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02.d create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02a.s create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02b.s create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02c.s create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02d.s