[Tcwg-commits] [llvm] branch testing updated (f565ac9 -> 5a7848f)

This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch testing in repository llvm.

from f565ac9 Updating branches/google/testing to r288672 adds da70d5a [x86] fold fand (fxor X, -1) Y --> fandn X, Y adds bb03f57 [TargetLowering] add special-case for demanded bits analysis [...] adds 79adb74 [CMake] Fix symlink refactor for multi-configuration generators adds 460dd60 [DIExpression] Introduce a dedicated DW_OP_LLVM_fragment oper [...] adds 0689e74 [AArch64][RegisterBankInfo] Fix typo in the logic used in assert. adds 9478556 TableGen/AsmMatcherEmitter: Bring sorting check back under EX [...] adds 5b9f351 [lit] Support custom parsers in parseIntegratedTestScript adds 350d0da AMDGPU: Refactor exp instructions adds 3acbc32 AMDGPU: Change how exp is printed adds 923a400 AMDGPU: Assembler support for exp adds 8bb9ea4 [X86] Fix non-intrinsic roundss/roundsd to not read the desti [...] adds 99ca522 [LAA] Prevent invalid IR for loop-invariant bound in loop body adds 14a3520 GlobalISel: handle 1-element aggregates during ABI lowering. adds bcadc27 GlobalISel: improve translation fallback for constants. adds ad46a07 GlobalISel: make G_CONSTANT take a ConstantInt rather than int64_t. adds e1db4f7 GlobalISel: translate constants larger than 64 bits. adds cfa4450 [IR] Fix some Clang-tidy modernize-use-equals-delete and Incl [...] adds b51e031 AMDGPU: Minor assembler refactoring adds 75dfa0e GlobalISel: handle pointer arguments that get assigned to the stack. adds 792cdf8 AMDGPU: Consolidate inline immediate predicate functions adds 9fef274 GlobalISel: place constants correctly in the entry block. adds 9398e86 [pdb] handle missing pdb streams more gracefully adds fb77f46 [TableGen] Centralize/Unify error handling. adds 8ea5797 [SCCP] Remove manual folding of terminator instructions. adds 416ccca GlobalISel: avoid looking too closely at PHIs when we bail. adds fe3cc4d [libFuzzer] refactor the code to allow collecting features in [...] adds 943496f Summary: Currently there is no way to disable deprecated warn [...] adds db18d34 revert inadvertedly introduced build break adds a079dfc AMDGPU: Don't required structured CFG adds 1e11739 Introduces cmake option `LLVM_DISABLE_ABI_BREAKING_CHECKS_ENFORCING` adds 1af757c Refactor TargetParserTests. adds 4b6e5ec Revert "[SCCP] Remove manual folding of terminator instructions." adds d37747e [LVI] Remove duplicate code using existing helper function adds 9196899 [llvm] Fix D26214: Move error handling out of MC and to the callers. adds 36c7a94 [LVI] Hide a confusing internal interface adds ab3b56e [LVI] Hide the last markX function on LVILatticeVal adds 19937b0 [LVI] Extract a helper function adds 7c651d6 [LVI] Remove dead code in mergeIn adds dfe568d [CMake] Cleanup TableGen include flags adds 25dd36e [X86] Remove scalar logical op alias instructions. Just use C [...] adds 4a6766e [ObjectYAML] First bit of support for encoding DWARF in MachO adds 64ddc83 [X86] Correct pattern for VSQRTSSr_Int, VSQRTSDr_Int, VRCPSSr [...] adds de4f9d5 [X86] Add test case that shows a scalar sqrtsd intrinsic of a [...] adds c7da972 [X86] Remove bad pattern that caused 128-bit loads being used [...] adds 0659581 [X86] Regenerate a test using update_llc_test_checks.py adds 10b8bf3 [X86] Add test case demonstrating a case where a vector sqrt [...] adds 8368f75 [X86] Remove another weird scalar sqrt/rcp/rsqrt pattern. adds ff117bc [PM] Basic cleanups to CGSCC update code, NFC. adds ec5ae20 Add missing parens in assert. adds c153f03 [framelowering] Improve tracking of first CS pop instruction. adds 04d6448 [LCG] Add some much needed asserts and verify runs to uncover [...] adds 7b48d47 Fix MSVC bool to uint64_t promotion warning adds 975669a Fix MSVC -Wmicrosoft-enum-value 'enumerator value is not repr [...] adds a0010d9 [globalisel][aarch64] Prefix PartialMappingIdx enumerators wi [...] adds 3d641da [PowerPC] Improvements for BUILD_VECTOR Vol. 4 adds 01544ba [X86] Add tests to show missed opportunities to calculate kno [...] adds c700b40 [X86][AVX512] Detect repeated constant patterns in BUILD_VECT [...] adds 91bc1bb [ARM] Better error message for invalid flag-preserving Thumb1 insts adds 8c88727 [SLPVectorizer][X86] Tests to show missed buildvector sitofp/ [...] adds 10ef691 [globalisel][aarch64] Correct argument names in comments. adds 462ab86 [globalisel][aarch64] Replace magic numbers with correspondin [...] adds cef5592 [globalisel][aarch64] Fix unintended assumptions about Partia [...] adds 44a9007 Avoid repeated calls to Op.getOpcode(). NFCI. adds 42fe8f5 [X86] Improve UMAX/UMIN knownbits test adds e513e25 [Support/ELF] - Add OpenBSD PT_OPENBSD_BOOTDATA constant. adds 614f299 Removed trailing whitespaces. NFC. adds 06ec4e5 [X86][SSE] Added vector sext_in_reg combine tests adds 057100d [X86][SSE] Add knownbits test demonstrating demandedelts not [...] adds 461b461 [CMake] Fixing clang standalone build adds b1960d4 [InstSimplify] add tests for or-of-icmps; NFC adds 1f9118e [llvm-readobj] - Teach readobj to print PT_OPENBSD_BOOTDATA header adds b4824c6 [InstSimplify] add folds for or-of-icmps with same operands adds a5cd8a6 GlobalISel: stop the legalizer from trying to handle oddly-si [...] adds 22c48aa GlobalISel: allow G_SELECT instructions for pointers. adds 3a783f8 GlobalISel: handle G_SEQUENCE fallbacks gracefully. adds feccc03 [InstSimplify] add tests for and-of-icmps; NFC adds 3074f79 [SelectionDAG] We can ignore knownbits from an undef shuffle [...] adds 9c3d059 GlobalISel: fall back gracefully when we hit unhandled legali [...] adds 02d8347 [InstSimplify] add folds for and-of-icmps with same operands adds 6e9255f [DAGCombine] Add (sext_in_reg (zext x)) -> (sext x) combine adds 42694a3a [X86] Prefer reduced width multiplication over pmulld on Silvermont adds 2c23a5b GlobalISel: correctly handle small args via memory. adds 4fae32e AMDGPU/SI: Don't move copies of immediates to the VALU adds 7f581f5 [BDCE/DebugInfo] Preserve llvm.dbg.value's argument. adds 2fff37f AMDGPU/SI: Set correct value for amd_kernel_code_t::kernarg_s [...] adds e0732bd [IR] Fix some Clang-tidy modernize-use-equals-delete and Incl [...] adds 43179a0 [InstSimplify] fixed (?) to not mutate icmps adds 6b92e1a AMDGPU: Fix operand name for v_interp_* adds 0e51e5e [CodeGen] Fix result type for SMULO/UMULO legalization adds 8dc8a8b [X86][XOP] Add test case for PR31296 adds 0bf16a5 LowerTypeTests: Improve performance by optimising type metada [...] adds 9bdddba AMDGPU: Fix crash on i16 constant expression adds 1e15122 [llc] Fix -stop-after=consthoist initializing the pass. adds 89ce124 AMDGPU: Add llvm.amdgcn.interp.mov intrinsic adds 2af93f1 IR: Reduce the amount of boilerplate required for a metadata [...] adds 4825f8a [LVI] Simplify obfuscated code adds 7e3547c [LVI] Simplify mergeIn code adds d0422a4 [LVI] Remove used return value from markX functions adds 742805e [LCG] Add basic verification of the parent set and fix bugs i [...] adds d55bd2e [AArch64] Correct the check of signed 9-bit imm in isLegalAdd [...] adds c53f76c AMDGPU : Add S_SETREG instructions to fix fdiv precision issues. adds 99d6e95 LowerTypeTests: Add a test that covers "unsatisfiable" type m [...] adds 315dd32 Fix a warning introduced in r288874 adds 59d0d38 Reintroduce a check accidentally removed in 288873 to fix clang bots adds 9a9268b [PM] Add some more logging to make it more clear when the CGS [...] adds 0736f44 [InlineFunction] Do not propagate the callsite debug location [...] adds 0007d14 [AVR] Allow loading from stack slots where src and dest regis [...] adds 714162b [X86][XOP] Fix VPERMIL2 non-constant pool shuffle decoding (PR31296) adds f7450dd [AVR] Move a pseudo expansion test into a folder adds 17b733b [mips][rtdyld] Merge code to write relocated values to the se [...] adds dbcb7ad [InlineFunction] Refactor code in function `fixupLineNumbers' [...] adds d2a4d81 [X86][SSE] Consistently set MOVD/MOVQ load/store/move instruc [...] adds 4632c8a When GVN removes a redundant load, it should not modify the d [...] adds fe16faa [LowerTypeTests] Use the TrailingObjects infrastructure for t [...] adds 038449d [AVR] Expand 'SELECT_CC' nodes whereever possible adds 03f6191 [X86][SSE] Regenerate test. adds 1517e2e Try unbreaking the MSVC build. adds b6b20e1 [LV] Scalarize operands of predicated instructions adds c57b7e5 [X86][SSE] Force execution domain of 32-bit extractps/pextrd [...] adds 5ab68dc [X86][SSE] Fix vpextrd/vpextrq checks adds b23f6fe [X86] Add test to show missed opportunities to calculate know [...] adds 9b37990 [SelectionDAG] Removed old knownbits TODO comment. NFCI. adds def95b9 [SelectionDAG] Add knownbits support for EXTRACT_VECTOR_ELT opcodes adds 3b9d4a0 [X86][SSE] Remove AND -> VZEXT combine adds 7b24dd4 [X86] Add knownbits vector UMAX test adds aee7c6e [SelectionDAG] Add knownbits support for vector demandedelts [...] adds cf24fcb [ObjectYAML] Support for DWARF __debug_abbrev section adds b7e5e7d [CMake] Add a check for HAVE_CRASHREPORTERCLIENT_H adds 8b90b13 [InstCombine] add tests for smin+icmp; NFC adds 5472e8e [CMake] Use cmakedefine01 instead of cmakedefine adds 1b5c4be Revert "[CMake] Use cmakedefine01 instead of cmakedefine" adds 746d965 Fix the apple build issue caused by r288956 adds 3ffda49 [X86] Do not assume "ri" instructions always have an immediat [...] adds 30fb413 [X86] Skip over DEBUG_VALUE while looking for start of call sequence adds b60c7b1 [GVNHoist] Invalidate MemDep when an instruction is moved. adds c14b21a [CMake] Add check for HAVE_CRASHREPORTER_INFO adds 98b1edd InstCombine: Fold bitcast of vector to FP scalar adds 152208f [libFuzzer] include FuzzerIO.h and hopefully fix the Mac buil [...] adds 06bfcf3 GlobalISel: simplify MachineIRBuilder interface. adds c19200c [ObjectYAML] Rename DWARF entries to match section names adds 66746a7 GlobalISel: store the current MachineFunction as direct state. NFC. adds 31adbb6 [ObjectYAML] Pull DWARF support into DWARFYAML namespace adds 4f75860 GlobalISel: use correct builder for ConstantExprs. adds 1523505 [obj2yaml] Refactor and abstract dwarf2yaml adds 4e51983 [BDCE] Skip metadata while replacing uses. adds 553d8c8 [ADT, IR] Fix some Clang-tidy modernize-use-equals-delete and [...] adds 581f04c [yaml2obj] Refactor and abstract yaml2dwarf functions adds 8302e1c [asan] Split load and store checks in test. NFCI adds aff0cae [InlineSpiller] Don't call TargetInstrInfo::foldMemoryOperand [...] adds f3e629e LivePhysReg: Use reference instead of pointer in init(); NFC adds bcfa1f7 TargetPassConfig: Rename DisablePostRA -> DisablePostRASched; NFC adds 94e6504 The few days mentioned in r267095 are over adds 43b343e LTO: Remove the unused Config::Features field. adds d7bfb58 CFI-icall on Thumb adds 777b5c3 Make a DWARF generator so we can unit test DWARF APIs with gtest. adds 94c20c0 [CodeGen] Fix invalid DWARF info on Win64 adds 3f98c18 Revert "[CodeGen] Fix invalid DWARF info on Win64" adds 8d15f86 Unbreak buildbots where the debug info test was crashing due [...] adds 8bb25c4 LTO: Hash the parts of the LTO configuration that affect code [...] adds d9bd6dd [AVR] Add an assertion to ensure we don't emit LPM when it's [...] adds 119507f [AVR] Add MIR tests for a few pseudo instructions adds 4f38f40 [X86][SSE] Add vector test for (shl (or x, c1), c2) -> (or (s [...] adds c7bb88e Add a comment consumer mechanism to MCAsmLexer adds 9767640 Wdocumentation fix adds bbc30ff Wdocumentation fix adds 8f6ef5f [AVR] Add MIR tests for pseudo instruction expansions adds d11d167 Improve format member detection in llvm::formatv adds f91385c Fix MSCV compilation broken by r289040 adds fb32ef4 [SLP] Fix for PR6246: vectorization for scalar ops on vector [...] adds 51d83c3 Move DwarfGenerator.cpp to unittests adds e299df1 AMDGPU: Properly implement SIRegisterInfo::isFrameOffsetLegal [...] adds 09d35d9 X86: Add checks for fma_patterns[_wide].ll with -enable-no-in [...] adds 616da7e [SelectionDAG] Add expansion and promotion of [US]MUL_LOHI adds 9dd9fc4 DebugInfoDWARFTests: Reorder LLVM_LINK_COMPONENTS. adds 8f66442 DebugInfoDWARFTests: Add missing deps, AsmPrinter and Object. adds a4cbaec DebugInfoDWARFTests: Prune unused libdeps. adds 396a349 LanaiInstPrinter: Prune unused libdeps. adds 80b77c9 DIE::addAttribute(): Prune a redundant \param. [-Wdocumentation] adds 806f05a Prune unused \param(s) in r289050. [-Wdocumentation] adds c3e85bf Prune unused libdeps. adds 23e3fe9 Fix ASAN buildbots by fixing a double free crash. adds 83dc063 ConstantFolding: Don't crash when encountering vector GEP adds 9ae2b48 [AMDGPU] Scalarization of global uniform loads. adds 4d6c7e9 [ObjectYAML] Remove DWARF from class names adds b29976c IR, X86: Understand !absolute_symbol metadata on global variables. adds fcb33c4 [AMDGPU] Add amdgpu-unify-metadata pass adds 545a46b AMDGPU: Fix commuting v_sub_u16 adds 00f1f5a [AMDGPU] Fix number of reserved SGPRs on CI to reflect flat s [...] adds beec226 AMDGPU: Make f16 ConstantFP legal adds 328a9cb [InstSimplify] add fdiv x/1.0 test and update checks; NFC adds 73a6d5b [RDF] Fix incorrect lane mask calculation adds 477e649 Don't emit .seh_handler directives for any cleanup funclets adds 52fccbe [mips] Remove N32 Android test because Android does not suppo [...] adds f375f74 [mips] Change gnueabi to gnu in the triple because EABI has b [...] adds 8133f26 [mips] Change instruction s/daddiu/addiu/ since O32 prohibits [...] adds b99cfea [mips] Make the test case more specific and provide OS compon [...] adds a47129d [SCCP] Make sure SCCP and ConstantFolding agree on undef >> a. adds 8fd7b71 GlobalISel: factor overflow handling into separate function. NFC. adds a6b6846 GlobalISel: fall back gracefully for debug intrinsics. adds 0261b12 [InstCombine] add tests for smax+icmp; NFC adds ea5455c [InstSimplify] Add "X / 1.0" to SimplifyFDivInst. adds d0dc2aa [InstCombine] add tests for umax+icmp; NFC adds c828f5b [InstCombine] add tests for umin+icmp; NFC adds 18245f6 [ObjectYAML] Support for DWARF debug_aranges adds 5ecad33 Make WholeProgramDevirt understand ConstStruct vtables. adds 410e795 [LCG] Minor cleanup to the LCG walk over a function, NFC. adds c8e39ef WholeProgramDevirt: Teach the pass to handle structs of arrays. adds a3def13 [libFuzzer] implement crash-resistant merge (https://github.c [...] adds c341071 [Analysis] Fix typo in comment. NFC adds d80aa69 [AVX-512] Move some floating point stack folding test cases o [...] adds 54d8245 [AVX-512] Add vpermilps/pd to load folding tables. adds 45b7e0e [SCCP] Teach the pass about `mul %x 0` even if %x is overdefined. adds 11200e1 [SCCP] Make the test added in r289175 more meaningful. adds 85ea24d Support: Use a 64-bit seek in raw_fd_ostream::seek(). adds 50e5aca Revert r289184, we need more configury for Darwin and *BSD. adds 4c603b3 [X86] Add masked versions of VPERMT2* and VPERMI2* to load fo [...] adds 4b3d007 Re-commit r289184, "Support: Use a 64-bit seek in raw_fd_ostr [...] adds d5f7f744 AMDGPU: Select i16 instructions to VOP3 forms adds b2d19fd [AVX-512] Correctly preserve the passthru semantics of the FM [...] adds 153fa86 [AVR] Add tests for a large number of pseudo instructions adds 3e9ee5f [AVR] Use a more appropriate integer type for wide IN/OUT ins [...] adds ff96f08 [X86] Modify patterns from memory form of RCP/RSQRT/SQRT intr [...] adds a475876 Revert "[SelectionDAG] Add knownbits support for EXTRACT_VECT [...] adds b483e9e Update Doxygen comment in StringSaver (NFC) adds ce7af2b [SelectionDAG] Add partial BITCAST support to computeKnownBits adds 5aeda31 [AVR] Remove a set of redundant tests adds f6da5c0 llvm/test/Object/archive-thin-create.test: Make sure that %t [...] new 5a7848f Updating branches/google/testing to r289206

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: CMakeLists.txt | 3 + cmake/config-ix.cmake | 12 + cmake/modules/AddLLVM.cmake | 26 +- cmake/modules/TableGen.cmake | 18 +- docs/LangRef.rst | 19 + examples/HowToUseJIT/CMakeLists.txt | 1 - include/llvm/ADT/BitVector.h | 4 +- include/llvm/ADT/ImmutableList.h | 32 +- include/llvm/ADT/ImmutableMap.h | 20 +- include/llvm/ADT/PackedVector.h | 8 +- include/llvm/ADT/ScopedHashTable.h | 24 +- include/llvm/ADT/SmallPtrSet.h | 26 +- include/llvm/ADT/SmallVector.h | 29 +- include/llvm/ADT/SparseMultiSet.h | 32 +- include/llvm/ADT/SparseSet.h | 23 +- include/llvm/ADT/Twine.h | 18 +- include/llvm/ADT/ilist.h | 24 +- include/llvm/Analysis/CGSCCPassManager.h | 16 +- include/llvm/Analysis/LazyCallGraph.h | 14 +- include/llvm/CodeGen/CommandFlags.h | 6 + include/llvm/CodeGen/DIE.h | 100 +- include/llvm/CodeGen/DIEValue.def | 1 + include/llvm/CodeGen/GlobalISel/IRTranslator.h | 261 +- include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 38 +- include/llvm/CodeGen/LivePhysRegs.h | 7 +- include/llvm/Config/abi-breaking.h.cmake | 7 + include/llvm/Config/config.h.cmake | 7 +- include/llvm/DebugInfo/DWARF/DWARFDebugAbbrev.h | 19 + include/llvm/DebugInfo/DWARF/DWARFDebugArangeSet.h | 2 + include/llvm/DebugInfo/DWARF/DWARFDebugInfoEntry.h | 4 + include/llvm/DebugInfo/PDB/Raw/PDBFile.h | 16 +- include/llvm/IR/BasicBlock.h | 32 +- include/llvm/IR/Comdat.h | 8 +- include/llvm/IR/DIBuilder.h | 32 +- include/llvm/IR/DebugInfoMetadata.h | 10 +- include/llvm/IR/DerivedTypes.h | 43 +- include/llvm/IR/GetElementPtrTypeIterator.h | 2 +- include/llvm/IR/GlobalAlias.h | 10 +- include/llvm/IR/GlobalIFunc.h | 10 +- include/llvm/IR/GlobalIndirectSymbol.h | 15 +- include/llvm/IR/GlobalObject.h | 15 +- include/llvm/IR/GlobalValue.h | 29 +- include/llvm/IR/GlobalVariable.h | 26 +- include/llvm/IR/IRBuilder.h | 41 +- include/llvm/IR/InlineAsm.h | 17 +- include/llvm/IR/Instruction.h | 33 +- include/llvm/IR/Instructions.h | 374 +- include/llvm/IR/IntrinsicInst.h | 29 +- include/llvm/IR/IntrinsicsAMDGPU.td | 8 + include/llvm/IR/LLVMContext.h | 38 +- include/llvm/IR/Operator.h | 53 +- include/llvm/IR/Statepoint.h | 21 +- include/llvm/IR/Use.h | 14 +- include/llvm/IR/Value.h | 7 + include/llvm/IR/ValueMap.h | 37 +- include/llvm/LTO/Config.h | 3 +- include/llvm/MC/MCContext.h | 8 +- include/llvm/MC/MCParser/MCAsmLexer.h | 19 + include/llvm/MC/MCTargetOptions.h | 2 + include/llvm/MC/MCTargetOptionsCommandFlags.h | 4 + include/llvm/ObjectYAML/DWARFYAML.h | 133 + include/llvm/ObjectYAML/MachOYAML.h | 3 +- include/llvm/Support/CommandLine.h | 1 - include/llvm/Support/Dwarf.h | 3 +- include/llvm/Support/ELF.h | 1 + include/llvm/Support/FormatVariadicDetails.h | 42 +- include/llvm/Support/StringSaver.h | 4 +- include/llvm/Target/TargetLowering.h | 29 +- include/llvm/Transforms/Utils/FunctionComparator.h | 43 +- lib/Analysis/CGSCCPassManager.cpp | 77 +- lib/Analysis/ConstantFolding.cpp | 55 +- lib/Analysis/InlineCost.cpp | 2 +- lib/Analysis/InstructionSimplify.cpp | 69 +- lib/Analysis/LazyCallGraph.cpp | 84 +- lib/Analysis/LazyValueInfo.cpp | 260 +- lib/Analysis/LoopAccessAnalysis.cpp | 20 +- lib/Analysis/ValueTracking.cpp | 8 +- lib/Bitcode/Reader/BitcodeReader.cpp | 9 +- lib/Bitcode/Writer/BitcodeWriter.cpp | 3 +- lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 8 +- lib/CodeGen/AsmPrinter/AsmPrinterDwarf.cpp | 4 +- lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 9 +- lib/CodeGen/AsmPrinter/DIE.cpp | 294 +- lib/CodeGen/AsmPrinter/DIEHash.cpp | 6 + lib/CodeGen/AsmPrinter/DebugHandlerBase.cpp | 33 +- lib/CodeGen/AsmPrinter/DebugHandlerBase.h | 12 +- lib/CodeGen/AsmPrinter/DebugLocEntry.h | 10 +- lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 2 +- lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 78 +- lib/CodeGen/AsmPrinter/DwarfDebug.h | 2 +- lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 58 +- lib/CodeGen/AsmPrinter/DwarfExpression.h | 51 +- lib/CodeGen/AsmPrinter/DwarfFile.cpp | 70 +- lib/CodeGen/AsmPrinter/DwarfFile.h | 15 +- lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 11 +- lib/CodeGen/AsmPrinter/DwarfUnit.h | 10 +- lib/CodeGen/AsmPrinter/LLVMBuild.txt | 2 +- lib/CodeGen/AsmPrinter/WinException.cpp | 12 +- lib/CodeGen/BranchFolding.cpp | 2 +- lib/CodeGen/ExecutionDepsFix.cpp | 2 +- lib/CodeGen/GlobalISel/CallLowering.cpp | 5 +- lib/CodeGen/GlobalISel/IRTranslator.cpp | 276 +- lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 2 +- lib/CodeGen/GlobalISel/LegalizerInfo.cpp | 9 +- lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 58 +- lib/CodeGen/GlobalISel/RegBankSelect.cpp | 3 + lib/CodeGen/IfConversion.cpp | 10 +- lib/CodeGen/InlineSpiller.cpp | 5 + lib/CodeGen/LLVMBuild.txt | 2 +- lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 9 + lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 70 +- lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 4 +- lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 2 + lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 66 +- lib/CodeGen/SelectionDAG/TargetLowering.cpp | 163 +- lib/CodeGen/StackMapLivenessAnalysis.cpp | 2 +- lib/CodeGen/TargetPassConfig.cpp | 6 +- lib/DebugInfo/DWARF/DWARFDebugInfoEntry.cpp | 9 + lib/DebugInfo/MSF/MappedBlockStream.cpp | 2 + lib/DebugInfo/PDB/Raw/PDBFile.cpp | 103 +- lib/ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 231 +- lib/ExecutionEngine/RuntimeDyld/RuntimeDyldELF.h | 6 +- lib/Fuzzer/CMakeLists.txt | 3 +- lib/Fuzzer/FuzzerDriver.cpp | 19 +- lib/Fuzzer/FuzzerExtFunctionsDlsym.cpp | 1 + lib/Fuzzer/FuzzerFlags.def | 3 + lib/Fuzzer/FuzzerInternal.h | 3 + lib/Fuzzer/FuzzerLoop.cpp | 6 +- lib/Fuzzer/FuzzerMerge.cpp | 255 + lib/Fuzzer/FuzzerMerge.h | 70 + lib/Fuzzer/FuzzerTracePC.cpp | 35 - lib/Fuzzer/FuzzerTracePC.h | 38 +- lib/Fuzzer/FuzzerUtil.h | 8 + lib/Fuzzer/test/FuzzerUnittest.cpp | 135 + lib/IR/AttributeImpl.h | 42 +- lib/IR/AttributeSetNode.h | 22 +- lib/IR/ConstantsContext.h | 162 +- lib/IR/DIBuilder.cpp | 4 +- lib/IR/DebugInfoMetadata.cpp | 18 +- lib/IR/Globals.cpp | 21 + lib/IR/LLVMContext.cpp | 137 +- lib/IR/Value.cpp | 12 +- lib/IR/Verifier.cpp | 18 +- lib/LTO/LTO.cpp | 39 +- lib/MC/MCContext.cpp | 19 +- lib/MC/MCParser/AsmLexer.cpp | 15 + lib/MC/MCParser/MCAsmLexer.cpp | 3 +- lib/MC/MCTargetOptions.cpp | 3 +- lib/ObjectYAML/CMakeLists.txt | 1 + lib/ObjectYAML/DWARFYAML.cpp | 65 + lib/ObjectYAML/MachOYAML.cpp | 8 +- lib/Support/Dwarf.cpp | 3 + lib/Support/PrettyStackTrace.cpp | 2 +- lib/Support/raw_ostream.cpp | 6 + lib/TableGen/Main.cpp | 44 +- lib/Target/AArch64/AArch64CallLowering.cpp | 18 +- lib/Target/AArch64/AArch64GenRegisterBankInfo.def | 117 +- lib/Target/AArch64/AArch64ISelLowering.cpp | 2 +- lib/Target/AArch64/AArch64InstructionSelector.cpp | 3 + lib/Target/AArch64/AArch64RegisterBankInfo.cpp | 134 +- lib/Target/AMDGPU/AMDGPU.h | 4 + lib/Target/AMDGPU/AMDGPUAnnotateUniformValues.cpp | 94 +- lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 5 + lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 5 +- lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 38 + lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 5 + lib/Target/AMDGPU/AMDGPUISelLowering.h | 8 +- lib/Target/AMDGPU/AMDGPUInstrInfo.td | 39 + lib/Target/AMDGPU/AMDGPUMachineFunction.h | 4 + lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 1 + lib/Target/AMDGPU/AMDGPUSubtarget.h | 4 + lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 21 +- lib/Target/AMDGPU/AMDGPUTargetMachine.h | 1 + lib/Target/AMDGPU/AMDGPUUnifyMetadata.cpp | 147 + lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 336 +- lib/Target/AMDGPU/CMakeLists.txt | 1 + .../AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp | 80 +- lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.h | 25 +- lib/Target/AMDGPU/R600ISelLowering.cpp | 6 +- lib/Target/AMDGPU/R600Instructions.td | 7 +- lib/Target/AMDGPU/SIDefines.h | 21 +- lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 44 +- lib/Target/AMDGPU/SIFoldOperands.cpp | 7 + lib/Target/AMDGPU/SIISelLowering.cpp | 174 +- lib/Target/AMDGPU/SIISelLowering.h | 4 +- lib/Target/AMDGPU/SIInsertSkips.cpp | 11 +- lib/Target/AMDGPU/SIInsertWaits.cpp | 10 +- lib/Target/AMDGPU/SIInstrFormats.td | 31 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 63 +- lib/Target/AMDGPU/SIInstrInfo.h | 8 + lib/Target/AMDGPU/SIInstrInfo.td | 102 +- lib/Target/AMDGPU/SIInstructions.td | 55 +- lib/Target/AMDGPU/SIIntrinsics.td | 15 +- lib/Target/AMDGPU/SIRegisterInfo.cpp | 28 +- lib/Target/AMDGPU/SIRegisterInfo.h | 2 + lib/Target/AMDGPU/SMInstructions.td | 8 +- lib/Target/AMDGPU/SOPInstructions.td | 6 +- lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 50 +- lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 8 +- lib/Target/AMDGPU/VOP2Instructions.td | 22 +- lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 2 +- lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 5 +- lib/Target/AVR/AVR.h | 2 + lib/Target/AVR/AVRExpandPseudoInsts.cpp | 59 +- lib/Target/AVR/AVRISelDAGToDAG.cpp | 2 + lib/Target/AVR/AVRISelLowering.cpp | 4 +- lib/Target/AVR/AVRInstrInfo.td | 8 +- lib/Target/AVR/AVRTargetMachine.cpp | 3 + lib/Target/CMakeLists.txt | 2 + lib/Target/Hexagon/RDFGraph.cpp | 38 +- lib/Target/Lanai/InstPrinter/LLVMBuild.txt | 2 +- lib/Target/PowerPC/PPCInstrVSX.td | 34 +- lib/Target/PowerPC/PPCMIPeephole.cpp | 119 +- lib/Target/SystemZ/SystemZShortenInst.cpp | 2 +- lib/Target/X86/Utils/X86ShuffleDecode.cpp | 14 +- lib/Target/X86/X86.td | 3 + lib/Target/X86/X86CallFrameOptimization.cpp | 6 +- lib/Target/X86/X86FastISel.cpp | 16 +- lib/Target/X86/X86FixupBWInsts.cpp | 2 +- lib/Target/X86/X86FrameLowering.cpp | 13 +- lib/Target/X86/X86ISelDAGToDAG.cpp | 42 +- lib/Target/X86/X86ISelLowering.cpp | 341 +- lib/Target/X86/X86ISelLowering.h | 9 +- lib/Target/X86/X86InstrAVX512.td | 177 +- lib/Target/X86/X86InstrBuilder.h | 5 + lib/Target/X86/X86InstrFragmentsSIMD.td | 21 +- lib/Target/X86/X86InstrInfo.cpp | 144 +- lib/Target/X86/X86InstrInfo.td | 4 +- lib/Target/X86/X86InstrSSE.td | 334 +- lib/Target/X86/X86InstrShiftRotate.td | 9 +- lib/Target/X86/X86IntrinsicsInfo.h | 20 +- lib/Target/X86/X86Subtarget.cpp | 8 + lib/Target/X86/X86Subtarget.h | 5 + lib/Transforms/IPO/LowerTypeTests.cpp | 239 +- lib/Transforms/IPO/WholeProgramDevirt.cpp | 51 +- lib/Transforms/Scalar/BDCE.cpp | 8 +- lib/Transforms/Scalar/GVN.cpp | 5 +- lib/Transforms/Scalar/GVNHoist.cpp | 1 + lib/Transforms/Scalar/SCCP.cpp | 11 +- lib/Transforms/Scalar/SROA.cpp | 42 +- lib/Transforms/Utils/InlineFunction.cpp | 43 +- lib/Transforms/Utils/Local.cpp | 18 +- lib/Transforms/Vectorize/LoopVectorize.cpp | 217 +- lib/Transforms/Vectorize/SLPVectorizer.cpp | 146 +- test/Analysis/ConstantFolding/vectorgep-crash.ll | 19 + test/Analysis/CostModel/AArch64/gep.ll | 98 +- test/Assembler/diexpression.ll | 8 +- test/Bitcode/DIExpression-4.0.ll | 20 + test/Bitcode/DIExpression-4.0.ll.bc | Bin 0 -> 980 bytes .../AArch64/GlobalISel/arm64-callingconv.ll | 7 + test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 101 +- .../AArch64/GlobalISel/arm64-instructionselect.mir | 6 +- .../AArch64/GlobalISel/arm64-irtranslator.ll | 109 +- .../AArch64/GlobalISel/call-translator-ios.ll | 8 +- test/CodeGen/AArch64/GlobalISel/call-translator.ll | 36 +- .../AArch64/GlobalISel/irtranslator-exceptions.ll | 9 +- test/CodeGen/AArch64/GlobalISel/legalize-add.mir | 2 +- .../AArch64/GlobalISel/legalize-constant.mir | 24 +- test/CodeGen/AArch64/GlobalISel/translate-gep.ll | 14 +- test/CodeGen/AArch64/arm64-regress-opt-cmp.mir | 1 - test/CodeGen/AMDGPU/add.i16.ll | 10 +- .../AMDGPU/amdgpu-codegenprepare-i16-to-i32.ll | 28 + test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 8 +- test/CodeGen/AMDGPU/basic-branch.ll | 11 +- test/CodeGen/AMDGPU/br_cc.f16.ll | 30 +- test/CodeGen/AMDGPU/branch-relaxation.ll | 8 +- test/CodeGen/AMDGPU/captured-frame-index.ll | 32 +- test/CodeGen/AMDGPU/fdiv.ll | 139 +- test/CodeGen/AMDGPU/global_smrd.ll | 126 + test/CodeGen/AMDGPU/global_smrd_cfg.ll | 80 + test/CodeGen/AMDGPU/indirect-addressing-si.ll | 6 + test/CodeGen/AMDGPU/insert_vector_elt.ll | 32 +- test/CodeGen/AMDGPU/kernel-args.ll | 28 + test/CodeGen/AMDGPU/lds-m0-init-in-loop.ll | 5 +- test/CodeGen/AMDGPU/llvm.SI.export.ll | 237 + test/CodeGen/AMDGPU/llvm.amdgcn.interp.ll | 6 +- test/CodeGen/AMDGPU/local-stack-slot-bug.ll | 11 +- test/CodeGen/AMDGPU/local-stack-slot-offset.ll | 35 + test/CodeGen/AMDGPU/private-element-size.ll | 94 +- test/CodeGen/AMDGPU/ret.ll | 13 +- test/CodeGen/AMDGPU/salu-to-valu.ll | 25 + test/CodeGen/AMDGPU/sgpr-control-flow.ll | 47 +- test/CodeGen/AMDGPU/sgpr-copy.ll | 31 +- test/CodeGen/AMDGPU/skip-if-dead.ll | 10 +- test/CodeGen/AMDGPU/{add.i16.ll => sub.i16.ll} | 84 +- test/CodeGen/AMDGPU/uniform-cfg.ll | 10 +- test/CodeGen/AMDGPU/unify-metadata.ll | 26 + .../vgpr-spill-emergency-stack-slot-compute.ll | 8 +- test/CodeGen/ARM/deprecated-asm.s | 43 + test/CodeGen/AVR/error-srcreg-destreg-same.ll | 56 - test/CodeGen/AVR/expand-integer-failure.ll | 2 - test/CodeGen/AVR/progmem-extended.ll | 3 + test/CodeGen/AVR/pseudo/ADCWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/ADDWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/ANDIWRdK.mir | 24 + test/CodeGen/AVR/pseudo/ANDWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/ASRWRd.mir | 22 + test/CodeGen/AVR/pseudo/COMWRd.mir | 24 + test/CodeGen/AVR/pseudo/CPCWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/CPWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/EORWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/FRMIDX.mir | 25 + test/CodeGen/AVR/pseudo/INWRdA.mir | 22 + test/CodeGen/AVR/pseudo/LDDWRdPtrQ.mir | 24 + test/CodeGen/AVR/pseudo/LDDWRdYQ.mir | 24 + test/CodeGen/AVR/pseudo/LDIWRdK.mir | 24 + test/CodeGen/AVR/pseudo/LDSWRdK.mir | 24 + test/CodeGen/AVR/pseudo/LDWRdPtr.mir | 24 + test/CodeGen/AVR/pseudo/LDWRdPtrPd.mir | 24 + test/CodeGen/AVR/pseudo/LDWRdPtrPi.mir | 24 + test/CodeGen/AVR/pseudo/LSLWRd.mir | 22 + test/CodeGen/AVR/pseudo/LSRWRd.mir | 22 + test/CodeGen/AVR/pseudo/ORIWRdK.mir | 24 + test/CodeGen/AVR/pseudo/ORWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/OUTWARr.mir | 22 + test/CodeGen/AVR/pseudo/POPWRd.mir | 22 + test/CodeGen/AVR/pseudo/PUSHWRr.mir | 22 + test/CodeGen/AVR/pseudo/SBCIWRdK.mir | 24 + test/CodeGen/AVR/pseudo/SBCWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/SEXT.mir | 24 + test/CodeGen/AVR/pseudo/STDWPtrQRr.mir | 22 + test/CodeGen/AVR/pseudo/STSWKRr.mir | 24 + test/CodeGen/AVR/pseudo/STWPtrPdRr.mir | 22 + test/CodeGen/AVR/pseudo/STWPtrPiRr.mir | 22 + test/CodeGen/AVR/pseudo/STWPtrRr.mir | 24 + test/CodeGen/AVR/pseudo/SUBIWRdK.mir | 24 + test/CodeGen/AVR/pseudo/SUBWRdRr.mir | 24 + test/CodeGen/AVR/pseudo/ZEXT.mir | 24 + .../AVR/pseudo/expand-lddw-dst-src-same.mir | 33 + test/CodeGen/MIR/AMDGPU/insert-waits-exp.mir | 63 + test/CodeGen/MIR/AMDGPU/movrels-bug.mir | 2 +- test/CodeGen/MSP430/umulo-16.ll | 32 + test/CodeGen/Mips/ehframe-indirect.ll | 2 - test/CodeGen/Mips/fp16-promote.ll | 2 +- test/CodeGen/PowerPC/build-vector-tests.ll | 4858 ++++++++++++++++++++ test/CodeGen/PowerPC/power9-moves-and-splats.ll | 8 +- .../PowerPC/vsx-partword-int-loads-and-stores.ll | 32 +- .../2011-12-26-extractelement-duplicate-load.ll | 16 +- test/CodeGen/X86/2012-1-10-buildvector.ll | 2 +- test/CodeGen/X86/GlobalISel/irtranslator-call.ll | 2 + test/CodeGen/X86/absolute-bit-mask.ll | 61 + test/CodeGen/X86/absolute-bt.ll | 51 + test/CodeGen/X86/absolute-constant.ll | 28 + test/CodeGen/X86/absolute-rotate.ll | 27 + test/CodeGen/X86/avg.ll | 4 +- test/CodeGen/X86/avx-arith.ll | 288 +- test/CodeGen/X86/avx2-vbroadcast.ll | 14 +- test/CodeGen/X86/avx512-intrinsics.ll | 94 +- test/CodeGen/X86/bit-piece-comment.ll | 2 +- test/CodeGen/X86/broadcast-elm-cross-splat-vec.ll | 1205 +++++ .../CodeGen/X86/clear_upper_vector_element_bits.ll | 2 +- test/CodeGen/X86/combine-sext-in-reg.ll | 46 + test/CodeGen/X86/combine-shl.ll | 36 + test/CodeGen/X86/exedepsfix-broadcast.ll | 12 +- test/CodeGen/X86/extractelement-index.ll | 38 +- test/CodeGen/X86/fma-fneg-combine.ll | 6 +- test/CodeGen/X86/fma_patterns.ll | 1009 ++-- test/CodeGen/X86/fma_patterns_wide.ll | 936 ++-- test/CodeGen/X86/fp-logic-replace.ll | 9 +- test/CodeGen/X86/fp-logic.ll | 6 +- test/CodeGen/X86/frame-lowering-debug-intrinsic.ll | 41 + test/CodeGen/X86/implicit-use-spill.mir | 22 + test/CodeGen/X86/known-bits-vector.ll | 168 + test/CodeGen/X86/masked_memop.ll | 2 +- test/CodeGen/X86/merge-consecutive-loads-128.ll | 26 +- test/CodeGen/X86/not-and-simplify.ll | 23 +- test/CodeGen/X86/pmul.ll | 438 +- test/CodeGen/X86/pr31143.ll | 60 + test/CodeGen/X86/pr31242.ll | 55 + test/CodeGen/X86/pr31271.ll | 20 + test/CodeGen/X86/pshufb-mask-comments.ll | 2 +- test/CodeGen/X86/scalar-int-to-fp.ll | 2 +- test/CodeGen/X86/seh-catchpad.ll | 2 +- test/CodeGen/X86/slow-pmulld.ll | 71 + test/CodeGen/X86/sqrt-fastmath-mir.ll | 8 +- test/CodeGen/X86/sse2-intrinsics-x86.ll | 27 + test/CodeGen/X86/stack-folding-fp-avx1.ll | 48 +- test/CodeGen/X86/stack-folding-fp-avx512.ll | 240 + test/CodeGen/X86/stack-folding-fp-avx512vl.ll | 180 + test/CodeGen/X86/stack-folding-fp-sse42.ll | 10 +- test/CodeGen/X86/stack-folding-int-avx1.ll | 12 +- test/CodeGen/X86/stack-folding-int-avx512.ll | 90 - test/CodeGen/X86/stack-folding-int-avx512vl.ll | 102 - test/CodeGen/X86/stack-folding-int-sse42.ll | 8 +- test/CodeGen/X86/uint_to_fp-2.ll | 2 +- test/CodeGen/X86/vec_fp_to_int.ll | 4 +- test/CodeGen/X86/vec_ins_extract-1.ll | 4 +- test/CodeGen/X86/vec_shift6.ll | 6 +- test/CodeGen/X86/vector-shuffle-512-v64.ll | 6 +- test/CodeGen/X86/vector-shuffle-combining-xop.ll | 26 + test/DebugInfo/AArch64/frameindices.ll | 8 +- test/DebugInfo/ARM/PR26163.ll | 4 +- test/DebugInfo/ARM/split-complex.ll | 4 +- test/DebugInfo/ARM/sroa-complex.ll | 4 +- test/DebugInfo/COFF/pieces.ll | 26 +- test/DebugInfo/Generic/inline-debug-loc.ll | 47 + test/DebugInfo/Generic/piece-verifier.ll | 6 +- test/DebugInfo/X86/PR26148.ll | 6 +- test/DebugInfo/X86/array2.ll | 2 +- test/DebugInfo/X86/deleted-bit-piece.ll | 2 +- test/DebugInfo/X86/nophysreg.ll | 4 +- test/DebugInfo/X86/pieces-1.ll | 4 +- test/DebugInfo/X86/pieces-2.ll | 2 +- test/DebugInfo/X86/pieces-3.ll | 10 +- test/DebugInfo/X86/pieces-4.ll | 8 +- test/DebugInfo/X86/sroasplit-1.ll | 4 +- test/DebugInfo/X86/sroasplit-2.ll | 6 +- test/DebugInfo/X86/sroasplit-3.ll | 2 +- test/DebugInfo/X86/sroasplit-4.ll | 8 +- test/DebugInfo/X86/sroasplit-5.ll | 10 +- test/DebugInfo/X86/stack-value-piece.ll | 4 +- .../AddressSanitizer/asan-masked-load-store.ll | 124 +- test/MC/AMDGPU/exp-err.s | 107 + test/MC/AMDGPU/exp.s | 86 + test/MC/ARM/thumb-diagnostics.s | 2 +- test/MC/Disassembler/AMDGPU/missing_op.txt | 2 +- test/MC/Mips/cpsetup.s | 6 +- test/MC/Mips/mips64-register-names-o32.s | 68 +- test/Object/Inputs/openbsd-phdrs.elf-x86-64 | Bin 544 -> 600 bytes test/Object/archive-thin-create.test | 1 + test/ObjectYAML/MachO/DWARF-debug_abbrev.yaml | 433 ++ test/ObjectYAML/MachO/DWARF-debug_aranges.yaml | 335 ++ test/ObjectYAML/MachO/DWARF-debug_str.yaml | 266 ++ test/ThinLTO/X86/cache-config.ll | 27 + test/Transforms/BDCE/dbg-multipleuses.ll | 47 + test/Transforms/BDCE/pr26587.ll | 46 + test/Transforms/FunctionAttrs/nonnull-global.ll | 10 + test/Transforms/GVN/dbg-redundant-load.ll | 52 + test/Transforms/GVNHoist/hoist.ll | 33 + test/Transforms/Inline/alloca-dbgdeclare.ll | 4 +- test/Transforms/InstCombine/bitcast.ll | 64 + test/Transforms/InstCombine/smax-icmp.ll | 258 ++ test/Transforms/InstCombine/smin-icmp.ll | 357 ++ test/Transforms/InstCombine/umax-icmp.ll | 258 ++ test/Transforms/InstCombine/umin-icmp.ll | 258 ++ test/Transforms/InstSimplify/and-icmps-same-ops.ll | 1239 +++++ .../InstSimplify/floating-point-arithmetic.ll | 31 +- test/Transforms/InstSimplify/or-icmps-same-ops.ll | 1239 +++++ .../LoopVectorize/AArch64/aarch64-predication.ll | 63 + .../LoopVectorize/AArch64/predication_costs.ll | 148 +- .../LoopVectorize/X86/x86-predication.ll | 60 + test/Transforms/LoopVectorize/if-pred-non-void.ll | 54 + test/Transforms/LoopVectorize/if-pred-stores.ll | 11 +- .../LoopVersioning/loop-invariant-bound.ll | 37 + test/Transforms/LowerTypeTests/function.ll | 44 +- test/Transforms/LowerTypeTests/unsat.ll | 12 + test/Transforms/SCCP/logical-nuke.ll | 10 +- test/Transforms/SCCP/undef-resolve.ll | 4 +- test/Transforms/SLPVectorizer/X86/arith-fp.ll | 964 ++-- test/Transforms/SLPVectorizer/X86/fptosi.ll | 50 + .../X86/insert-element-build-vector.ll | 176 +- test/Transforms/SLPVectorizer/X86/sitofp.ll | 50 + test/Transforms/SROA/dbg-single-piece.ll | 2 +- test/Transforms/Util/split-bit-piece.ll | 2 +- .../WholeProgramDevirt/bad-read-from-vtable.ll | 24 +- .../{non-array-vtable.ll => pointer-vtable.ll} | 2 +- test/Transforms/WholeProgramDevirt/soa-vtable.ll | 52 + .../{bad-read-from-vtable.ll => struct-vtable.ll} | 30 +- test/tools/llvm-readobj/program-headers.test | 16 +- tools/llc/llc.cpp | 1 + tools/lli/CMakeLists.txt | 1 - tools/llvm-lto2/llvm-lto2.cpp | 42 + tools/llvm-mc/llvm-mc.cpp | 17 +- tools/llvm-pdbdump/LLVMOutputStyle.cpp | 44 +- tools/llvm-readobj/ELFDumper.cpp | 1 + tools/obj2yaml/CMakeLists.txt | 2 + tools/obj2yaml/dwarf2yaml.cpp | 77 + tools/obj2yaml/macho2yaml.cpp | 9 + tools/obj2yaml/obj2yaml.h | 11 + tools/yaml2obj/CMakeLists.txt | 1 + tools/yaml2obj/yaml2dwarf.cpp | 68 + tools/yaml2obj/yaml2macho.cpp | 24 +- tools/yaml2obj/yaml2obj.h | 11 + unittests/DebugInfo/DWARF/CMakeLists.txt | 7 + unittests/DebugInfo/DWARF/DWARFDebugInfoTest.cpp | 791 ++++ unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 264 ++ unittests/DebugInfo/DWARF/DwarfGenerator.h | 231 + unittests/IR/MetadataTest.cpp | 15 +- unittests/Support/FormatVariadicTest.cpp | 56 +- unittests/Support/TargetParserTest.cpp | 844 ++-- utils/TableGen/AsmMatcherEmitter.cpp | 20 +- utils/lit/lit/TestRunner.py | 207 +- .../tests/Inputs/testrunner-custom-parsers/lit.cfg | 14 + .../Inputs/testrunner-custom-parsers/test.txt | 13 + utils/lit/tests/unit/TestRunner.py | 114 + 485 files changed, 26778 insertions(+), 6231 deletions(-) create mode 100644 include/llvm/ObjectYAML/DWARFYAML.h create mode 100644 lib/Fuzzer/FuzzerMerge.cpp create mode 100644 lib/Fuzzer/FuzzerMerge.h create mode 100644 lib/ObjectYAML/DWARFYAML.cpp create mode 100644 lib/Target/AMDGPU/AMDGPUUnifyMetadata.cpp create mode 100644 test/Analysis/ConstantFolding/vectorgep-crash.ll create mode 100644 test/Bitcode/DIExpression-4.0.ll create mode 100644 test/Bitcode/DIExpression-4.0.ll.bc create mode 100644 test/CodeGen/AMDGPU/global_smrd.ll create mode 100644 test/CodeGen/AMDGPU/global_smrd_cfg.ll create mode 100644 test/CodeGen/AMDGPU/llvm.SI.export.ll create mode 100644 test/CodeGen/AMDGPU/local-stack-slot-offset.ll copy test/CodeGen/AMDGPU/{add.i16.ll => sub.i16.ll} (68%) create mode 100644 test/CodeGen/AMDGPU/unify-metadata.ll create mode 100644 test/CodeGen/ARM/deprecated-asm.s delete mode 100644 test/CodeGen/AVR/error-srcreg-destreg-same.ll create mode 100644 test/CodeGen/AVR/pseudo/ADCWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/ADDWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/ANDIWRdK.mir create mode 100644 test/CodeGen/AVR/pseudo/ANDWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/ASRWRd.mir create mode 100644 test/CodeGen/AVR/pseudo/COMWRd.mir create mode 100644 test/CodeGen/AVR/pseudo/CPCWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/CPWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/EORWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/FRMIDX.mir create mode 100644 test/CodeGen/AVR/pseudo/INWRdA.mir create mode 100644 test/CodeGen/AVR/pseudo/LDDWRdPtrQ.mir create mode 100644 test/CodeGen/AVR/pseudo/LDDWRdYQ.mir create mode 100644 test/CodeGen/AVR/pseudo/LDIWRdK.mir create mode 100644 test/CodeGen/AVR/pseudo/LDSWRdK.mir create mode 100644 test/CodeGen/AVR/pseudo/LDWRdPtr.mir create mode 100644 test/CodeGen/AVR/pseudo/LDWRdPtrPd.mir create mode 100644 test/CodeGen/AVR/pseudo/LDWRdPtrPi.mir create mode 100644 test/CodeGen/AVR/pseudo/LSLWRd.mir create mode 100644 test/CodeGen/AVR/pseudo/LSRWRd.mir create mode 100644 test/CodeGen/AVR/pseudo/ORIWRdK.mir create mode 100644 test/CodeGen/AVR/pseudo/ORWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/OUTWARr.mir create mode 100644 test/CodeGen/AVR/pseudo/POPWRd.mir create mode 100644 test/CodeGen/AVR/pseudo/PUSHWRr.mir create mode 100644 test/CodeGen/AVR/pseudo/SBCIWRdK.mir create mode 100644 test/CodeGen/AVR/pseudo/SBCWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/SEXT.mir create mode 100644 test/CodeGen/AVR/pseudo/STDWPtrQRr.mir create mode 100644 test/CodeGen/AVR/pseudo/STSWKRr.mir create mode 100644 test/CodeGen/AVR/pseudo/STWPtrPdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/STWPtrPiRr.mir create mode 100644 test/CodeGen/AVR/pseudo/STWPtrRr.mir create mode 100644 test/CodeGen/AVR/pseudo/SUBIWRdK.mir create mode 100644 test/CodeGen/AVR/pseudo/SUBWRdRr.mir create mode 100644 test/CodeGen/AVR/pseudo/ZEXT.mir create mode 100644 test/CodeGen/AVR/pseudo/expand-lddw-dst-src-same.mir create mode 100644 test/CodeGen/MIR/AMDGPU/insert-waits-exp.mir create mode 100644 test/CodeGen/MSP430/umulo-16.ll create mode 100644 test/CodeGen/PowerPC/build-vector-tests.ll create mode 100644 test/CodeGen/X86/absolute-bit-mask.ll create mode 100644 test/CodeGen/X86/absolute-bt.ll create mode 100644 test/CodeGen/X86/absolute-constant.ll create mode 100644 test/CodeGen/X86/absolute-rotate.ll create mode 100644 test/CodeGen/X86/broadcast-elm-cross-splat-vec.ll create mode 100644 test/CodeGen/X86/combine-sext-in-reg.ll create mode 100644 test/CodeGen/X86/frame-lowering-debug-intrinsic.ll create mode 100644 test/CodeGen/X86/implicit-use-spill.mir create mode 100644 test/CodeGen/X86/pr31143.ll create mode 100644 test/CodeGen/X86/pr31242.ll create mode 100644 test/CodeGen/X86/pr31271.ll create mode 100644 test/CodeGen/X86/slow-pmulld.ll create mode 100644 test/DebugInfo/Generic/inline-debug-loc.ll create mode 100644 test/MC/AMDGPU/exp-err.s create mode 100644 test/MC/AMDGPU/exp.s create mode 100644 test/ObjectYAML/MachO/DWARF-debug_abbrev.yaml create mode 100644 test/ObjectYAML/MachO/DWARF-debug_aranges.yaml create mode 100644 test/ObjectYAML/MachO/DWARF-debug_str.yaml create mode 100644 test/ThinLTO/X86/cache-config.ll create mode 100644 test/Transforms/BDCE/dbg-multipleuses.ll create mode 100644 test/Transforms/BDCE/pr26587.ll create mode 100644 test/Transforms/FunctionAttrs/nonnull-global.ll create mode 100644 test/Transforms/GVN/dbg-redundant-load.ll create mode 100644 test/Transforms/InstCombine/smax-icmp.ll create mode 100644 test/Transforms/InstCombine/smin-icmp.ll create mode 100644 test/Transforms/InstCombine/umax-icmp.ll create mode 100644 test/Transforms/InstCombine/umin-icmp.ll create mode 100644 test/Transforms/InstSimplify/and-icmps-same-ops.ll create mode 100644 test/Transforms/InstSimplify/or-icmps-same-ops.ll create mode 100644 test/Transforms/LoopVectorize/AArch64/aarch64-predication.ll create mode 100644 test/Transforms/LoopVectorize/X86/x86-predication.ll create mode 100644 test/Transforms/LoopVersioning/loop-invariant-bound.ll create mode 100644 test/Transforms/LowerTypeTests/unsat.ll rename test/Transforms/WholeProgramDevirt/{non-array-vtable.ll => pointer-vtable.l [...] create mode 100644 test/Transforms/WholeProgramDevirt/soa-vtable.ll copy test/Transforms/WholeProgramDevirt/{bad-read-from-vtable.ll => struct-vtable. [...] create mode 100644 tools/obj2yaml/dwarf2yaml.cpp create mode 100644 tools/yaml2obj/yaml2dwarf.cpp create mode 100644 unittests/DebugInfo/DWARF/DWARFDebugInfoTest.cpp create mode 100644 unittests/DebugInfo/DWARF/DwarfGenerator.cpp create mode 100644 unittests/DebugInfo/DWARF/DwarfGenerator.h create mode 100644 utils/lit/tests/Inputs/testrunner-custom-parsers/lit.cfg create mode 100644 utils/lit/tests/Inputs/testrunner-custom-parsers/test.txt create mode 100644 utils/lit/tests/unit/TestRunner.py