This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_ubsan in repository toolchain/ci/gcc.
from fe705dce2e1 tree-optimization/105053 - fix reduction chain epilogue generation adds 25725506b85 [PR104971] LRA: check live hard regs to remove a dead insn adds 3ab5c8cd03d arm: Revert Auto-vectorization for MVE: add pack/unpack pat [...] adds 674ec679059 libstdc++: Add more doxygen comments in <bit> adds bdd7b679e84 x86: Use -msse2 on gcc.target/i386/pr95483-1.c adds 81faedaa8e2 rs6000: Update testsuite to use -mdejagnu-cpu= and -mdejagn [...] adds 75d1c8fea95 reload: Adjust comment in find_reloads about subset, not in [...] adds 1806829e08f c++: Fix up __builtin_{bit_cast,convertvector} parsing adds 0268c547de3 Add another commit to ignore adds 31e989a2785 Daily bump. adds f0fdd92e9da Manually add entry for r12-7818-g3ab5c8cd03d92bf4ec41e35182 [...] adds 8c8993c7530 analyzer: fix ICE on memset of untracked region [PR105057] adds 99591cf43fc x86: Use x constraint on SSSE3 patterns with MMX operands adds ede5f5224d5 x86: Use x constraint on KL patterns adds 04f19580e8d c++: ICE when building builtin operator->* set [PR103455] adds ff465bd8a0f c++: diagnosing if-stmt with non-constant branches [PR105050] adds 6459e653763 ecog: Return 1 from insn_invalid_p if REG_INC reg overlaps [...]
No new revisions were added by this update.
Summary of changes: contrib/ChangeLog | 5 ++ contrib/gcc-changelog/git_update_version.py | 3 +- gcc/ChangeLog | 61 +++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 28 +++++++++ gcc/analyzer/store.cc | 17 ++++-- gcc/c-family/ChangeLog | 9 +++ gcc/config/arm/mve.md | 35 +---------- gcc/config/arm/neon.md | 39 +++++++++++- gcc/config/arm/vec-common.md | 71 ---------------------- gcc/config/i386/sse.md | 24 ++++---- gcc/cp/ChangeLog | 14 +++++ gcc/cp/call.cc | 2 +- gcc/cp/constexpr.cc | 7 ++- gcc/cp/parser.cc | 12 ++-- gcc/fortran/ChangeLog | 8 +++ gcc/lra-lives.cc | 5 +- gcc/recog.cc | 22 +++++++ gcc/reload.cc | 15 +++-- gcc/testsuite/ChangeLog | 64 +++++++++++++++++++ .../c-c++-common/builtin-convertvector-3.c | 11 ++++ gcc/testsuite/g++.dg/cpp1y/constexpr-105050.C | 12 ++++ gcc/testsuite/g++.dg/cpp2a/bit-cast15.C | 19 ++++++ gcc/testsuite/g++.dg/overload/builtin6.C | 14 +++++ gcc/testsuite/g++.dg/pr65240-1.C | 3 +- gcc/testsuite/g++.dg/pr65240-2.C | 3 +- gcc/testsuite/g++.dg/pr65240-3.C | 3 +- gcc/testsuite/g++.dg/pr65240-4.C | 3 +- gcc/testsuite/g++.dg/pr65242.C | 3 +- gcc/testsuite/g++.dg/pr67211.C | 3 +- gcc/testsuite/g++.dg/pr69667.C | 3 +- gcc/testsuite/g++.dg/pr71294.C | 3 +- gcc/testsuite/g++.dg/pr84279.C | 3 +- gcc/testsuite/g++.dg/torture/ppc-ldst-array.C | 3 +- gcc/testsuite/gcc.dg/analyzer/fread-2.c | 31 ++++++++++ gcc/testsuite/gcc.dg/analyzer/memset-2.c | 27 ++++++++ gcc/testsuite/gcc.dg/analyzer/strcpy-2.c | 27 ++++++++ gcc/testsuite/gcc.dg/pr103775.c | 12 ++++ gcc/testsuite/gcc.target/arm/simd/mve-vclz.c | 7 +-- gcc/testsuite/gcc.target/arm/simd/mve-vec-pack.c | 26 -------- gcc/testsuite/gcc.target/arm/simd/mve-vec-unpack.c | 29 --------- gcc/testsuite/gcc.target/arm/simd/mve-vshl.c | 5 +- gcc/testsuite/gcc.target/arm/simd/pr104882.c | 16 +++++ gcc/testsuite/gcc.target/i386/pr95483-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/fusion.c | 2 +- gcc/testsuite/gcc.target/powerpc/fusion2.c | 2 +- .../gcc.target/powerpc/int_128bit-runnable.c | 2 +- gcc/testsuite/gcc.target/powerpc/test_mffsl.c | 2 +- gcc/testsuite/gfortran.dg/nint_p7.f90 | 3 +- gcc/testsuite/gfortran.dg/pr102860.f90 | 3 +- gcc/testsuite/gfortran.dg/pr47614.f | 2 +- gcc/testsuite/gfortran.dg/pr58968.f | 2 +- libgomp/ChangeLog | 8 +++ libstdc++-v3/ChangeLog | 5 ++ libstdc++-v3/include/std/bit | 20 +++++- 55 files changed, 530 insertions(+), 232 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/builtin-convertvector-3.c create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-105050.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/bit-cast15.C create mode 100644 gcc/testsuite/g++.dg/overload/builtin6.C create mode 100644 gcc/testsuite/gcc.dg/analyzer/fread-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/memset-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/strcpy-2.c create mode 100644 gcc/testsuite/gcc.dg/pr103775.c delete mode 100644 gcc/testsuite/gcc.target/arm/simd/mve-vec-pack.c delete mode 100644 gcc/testsuite/gcc.target/arm/simd/mve-vec-unpack.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/pr104882.c