This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/llvm-project.
from 10c7b7708b3 [AggressiveInstCombine] Add test with baseline CHECKs for a [...] adds 3b70ee27a50 [LoopExtractor] Convert LoopExtractor from LoopPass to ModulePass adds 644d56b432b [X86] Recognise ROTLI/ROTRI rotations as faux shuffles adds 3ec6de07e91 Fix signed/unsigned warning. adds 420a5180685 [lldb] [testsuite] TestGdbRemoteLibrariesSvr4Support: Fix s [...] adds 0ea4d18a288 [LLDB] [doc] Update the current status of pkgsrc (NetBSD) building adds 5a285f207e1 [LLDB] [doc] Remove note about libpanel(3) and NetBSD adds 8b37e1e5ac0 [lldb] [doc] Testing: Fix typos adds 74857b4260e [lldb] [doc] Status: Debugserver (remote debugging) is OK now adds a17f03bd939 [VectorCombine] new IR transform pass for partial vector ops adds 628462e30a7 [gn build] Port a17f03bd939 adds 273f638384d [LLDB] [doc] Document NetBSD status and sort OSs alphabetically adds 9d223a0106d [lldb] [doc] Status: Linux: Update the paragraph adds 29621b25346 [X86] Rename matchShuffleAsRotate - matchShuffleAsByteRotat [...] adds 22780731255 [X86][SSE] Add more tests showing failure to lower shuffles [...] adds 0ae119f8356 [X86][XOP] Add XOP target to vXi16/vXi8 shuffle tests adds 4b23a2e8e97 libclc: Move rsqrt implementation to a .cl file adds 85e2fa44c64 libclc/r600: Use target specific builtins to implement rsqr [...] adds dbcc1392b38 [X86] Remove isel patterns that include a vselect/X86select [...] adds dd262222b40 [X86] Use MVT::i32 for the type of a MOV32r0 created in X86 [...]
No new revisions were added by this update.
Summary of changes: libclc/generic/include/clc/math/rsqrt.h | 8 +- libclc/generic/lib/SOURCES | 1 + libclc/generic/lib/math/rsqrt.cl | 23 + libclc/r600/lib/SOURCES | 2 + libclc/r600/lib/math/native_rsqrt.cl | 10 + libclc/r600/lib/math/rsqrt.cl | 23 + lldb/docs/resources/build.rst | 8 - lldb/docs/resources/test.rst | 4 +- lldb/docs/status/releases.rst | 9 +- lldb/docs/status/status.rst | 75 +- .../TestGdbRemoteLibrariesSvr4Support.py | 2 +- llvm/include/llvm/InitializePasses.h | 1 + llvm/include/llvm/LinkAllPasses.h | 1 + llvm/include/llvm/Transforms/Vectorize.h | 6 + .../llvm/Transforms/Vectorize/VectorCombine.h | 30 + llvm/lib/Passes/PassBuilder.cpp | 6 +- llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 9 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 27 +- llvm/lib/Target/X86/X86InstrAVX512.td | 657 +++-- llvm/lib/Transforms/IPO/LoopExtractor.cpp | 187 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 8 +- llvm/lib/Transforms/Vectorize/CMakeLists.txt | 1 + llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 160 ++ llvm/lib/Transforms/Vectorize/Vectorize.cpp | 4 +- llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll | 335 ++- llvm/test/CodeGen/X86/vector-shuffle-128-v8.ll | 392 ++- llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 2799 +++++++++++++++++++- llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll | 1804 ++++++++++++- llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll | 38 + .../X86/vector-shuffle-combining-avx512bwvl.ll | 6 +- .../CodeGen/X86/vector-shuffle-combining-xop.ll | 6 +- llvm/test/Feature/optnone-opt.ll | 1 - llvm/test/Other/new-pm-defaults.ll | 4 + llvm/test/Other/new-pm-thinlto-defaults.ll | 4 + .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 4 + .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 4 + llvm/test/Other/opt-O2-pipeline.ll | 4 + llvm/test/Other/opt-O3-pipeline.ll | 4 + llvm/test/Other/opt-Os-pipeline.ll | 4 + .../test/Transforms/CodeExtractor/LoopExtractor.ll | 68 + .../CodeExtractor/LoopExtractor_crash.ll | 46 + .../CodeExtractor/LoopExtractor_infinite.ll | 47 + .../CodeExtractor/LoopExtractor_min_wrapper.ll | 35 + .../Transforms/VectorCombine/X86/extract-cmp.ll | 87 + .../VectorCombine}/X86/lit.local.cfg | 0 .../llvm/lib/Transforms/Vectorize/BUILD.gn | 1 + 47 files changed, 6457 insertions(+), 499 deletions(-) create mode 100644 libclc/generic/lib/math/rsqrt.cl create mode 100644 libclc/r600/lib/math/native_rsqrt.cl create mode 100644 libclc/r600/lib/math/rsqrt.cl create mode 100644 llvm/include/llvm/Transforms/Vectorize/VectorCombine.h create mode 100644 llvm/lib/Transforms/Vectorize/VectorCombine.cpp create mode 100644 llvm/test/Transforms/CodeExtractor/LoopExtractor.ll create mode 100644 llvm/test/Transforms/CodeExtractor/LoopExtractor_crash.ll create mode 100644 llvm/test/Transforms/CodeExtractor/LoopExtractor_infinite.ll create mode 100644 llvm/test/Transforms/CodeExtractor/LoopExtractor_min_wrapper.ll create mode 100644 llvm/test/Transforms/VectorCombine/X86/extract-cmp.ll copy llvm/test/{Analysis/CostModel => Transforms/VectorCombine}/X86/lit.local.cfg (100%)