This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository glibc.
from cd87e36843 hurd: Enable x86_64 build script new cd94326a13 Enable libmvec support for AArch64
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: INSTALL | 3 + NEWS | 6 ++ .../fpu => benchtests}/bench-libmvec-skeleton.c | 21 +---- manual/install.texi | 3 + sysdeps/aarch64/configure | 23 +++++ sysdeps/aarch64/configure.ac | 16 ++++ sysdeps/aarch64/fpu/Makefile | 61 ++++++++++++ sysdeps/aarch64/fpu/Versions | 8 ++ sysdeps/aarch64/fpu/advsimd_utils.h | 39 ++++++++ sysdeps/aarch64/fpu/bench-libmvec-arch.h | 41 +++++++++ sysdeps/aarch64/fpu/bits/math-vector.h | 64 +++++++++++++ sysdeps/aarch64/fpu/cos_advsimd.c | 29 ++++++ sysdeps/aarch64/fpu/cos_sve.c | 28 ++++++ sysdeps/aarch64/fpu/cosf_advsimd.c | 29 ++++++ sysdeps/aarch64/fpu/cosf_sve.c | 28 ++++++ sysdeps/aarch64/fpu/math-tests-arch.h | 34 +++++++ .../aarch64/fpu/scripts/bench_libmvec_advsimd.py | 90 ++++++++++++++++++ sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py | 102 +++++++++++++++++++++ sysdeps/aarch64/fpu/sve_utils.h | 55 +++++++++++ sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c | 26 ++++++ sysdeps/aarch64/fpu/test-double-advsimd.h | 25 +++++ sysdeps/aarch64/fpu/test-double-sve-wrappers.c | 35 +++++++ sysdeps/aarch64/fpu/test-double-sve.h | 26 ++++++ sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c | 26 ++++++ sysdeps/aarch64/fpu/test-float-advsimd.h | 25 +++++ sysdeps/aarch64/fpu/test-float-sve-wrappers.c | 35 +++++++ sysdeps/aarch64/fpu/test-float-sve.h | 26 ++++++ sysdeps/aarch64/fpu/test-vpcs-vector-wrapper.h | 31 +++++++ sysdeps/aarch64/libm-test-ulps | 8 ++ sysdeps/unix/sysv/linux/aarch64/libmvec.abilist | 4 + sysdeps/x86_64/fpu/Makefile | 2 +- sysdeps/x86_64/fpu/bench-libmvec-arch.h | 53 +++++++++++ 32 files changed, 983 insertions(+), 19 deletions(-) rename {sysdeps/x86_64/fpu => benchtests}/bench-libmvec-skeleton.c (85%) create mode 100644 sysdeps/aarch64/fpu/Makefile create mode 100644 sysdeps/aarch64/fpu/Versions create mode 100644 sysdeps/aarch64/fpu/advsimd_utils.h create mode 100644 sysdeps/aarch64/fpu/bench-libmvec-arch.h create mode 100644 sysdeps/aarch64/fpu/bits/math-vector.h create mode 100644 sysdeps/aarch64/fpu/cos_advsimd.c create mode 100644 sysdeps/aarch64/fpu/cos_sve.c create mode 100644 sysdeps/aarch64/fpu/cosf_advsimd.c create mode 100644 sysdeps/aarch64/fpu/cosf_sve.c create mode 100644 sysdeps/aarch64/fpu/math-tests-arch.h create mode 100644 sysdeps/aarch64/fpu/scripts/bench_libmvec_advsimd.py create mode 100755 sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py create mode 100644 sysdeps/aarch64/fpu/sve_utils.h create mode 100644 sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-double-advsimd.h create mode 100644 sysdeps/aarch64/fpu/test-double-sve-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-double-sve.h create mode 100644 sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-float-advsimd.h create mode 100644 sysdeps/aarch64/fpu/test-float-sve-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-float-sve.h create mode 100644 sysdeps/aarch64/fpu/test-vpcs-vector-wrapper.h create mode 100644 sysdeps/unix/sysv/linux/aarch64/libmvec.abilist create mode 100644 sysdeps/x86_64/fpu/bench-libmvec-arch.h