This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 5812e1bbb1c Fix Ada runtime library breakage on Solaris new 34ed2b4593f RISC-V: Implement IFN SAT_ADD for both the scalar and vector
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec.md | 17 +++++ gcc/config/riscv/riscv-protos.h | 2 + gcc/config/riscv/riscv-v.cc | 19 ++++++ gcc/config/riscv/riscv.cc | 55 ++++++++++++++++ gcc/config/riscv/riscv.md | 11 ++++ gcc/config/riscv/vector.md | 12 ++-- .../riscv/rvv/autovec/binop/vec_sat_binary.h | 33 ++++++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-1.c | 19 ++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-2.c | 20 ++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-3.c | 20 ++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-4.c | 20 ++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-run-1.c | 75 ++++++++++++++++++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-run-2.c | 75 ++++++++++++++++++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-run-3.c | 75 ++++++++++++++++++++++ .../riscv/rvv/autovec/binop/vec_sat_u_add-run-4.c | 75 ++++++++++++++++++++++ gcc/testsuite/gcc.target/riscv/sat_arith.h | 31 +++++++++ gcc/testsuite/gcc.target/riscv/sat_u_add-1.c | 19 ++++++ gcc/testsuite/gcc.target/riscv/sat_u_add-2.c | 21 ++++++ gcc/testsuite/gcc.target/riscv/sat_u_add-3.c | 18 ++++++ gcc/testsuite/gcc.target/riscv/sat_u_add-4.c | 17 +++++ gcc/testsuite/gcc.target/riscv/sat_u_add-run-1.c | 25 ++++++++ gcc/testsuite/gcc.target/riscv/sat_u_add-run-2.c | 25 ++++++++ gcc/testsuite/gcc.target/riscv/sat_u_add-run-3.c | 25 ++++++++ gcc/testsuite/gcc.target/riscv/sat_u_add-run-4.c | 25 ++++++++ gcc/testsuite/gcc.target/riscv/scalar_sat_binary.h | 27 ++++++++ 25 files changed, 755 insertions(+), 6 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_binary.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_arith.h create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-run-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-run-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-run-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_add-run-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/scalar_sat_binary.h