This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allnoconfig in repository toolchain/ci/gcc.
from cbe9758ff49 Properly release symtab::m_clones. adds b81fbfe1eb5 aarch64: Add support for unpacked SVE shifts adds 48c7f5b8811 aarch64: Add support for unpacked SVE mult, max and min adds ab76e3db6b8 aarch64: Add general unpacked SVE conditional binary arithmetic adds 3f8b0bba035 aarch64: Add support for unpacked SVE ADR adds 907ea379559 aarch64: Add support for unpacked SVE ABD adds 7446de5a2af aarch64: Add support for unpacked SVE MULH adds 37426e0f060 aarch64: Add support for unpacked SVE conditional BIC adds a958b2fc6da aarch64: Add support for unpacked SVE ASRD adds 67fbb7f0fda Daily bump. adds ab88f360723 analyzer: fix ICE merging dereferencing unknown ptrs [PR98628] adds 640296c367f make FOR_EACH_IMM_USE_STMT safe for early exits adds 240f0a490da Delete dead code in ix86_expand_sse_comi. adds 814299a9d49 c++: -Wmissing-field-initializers in unevaluated ctx [PR98620] adds ab96073df00 MAINTAINERS: Add myself for write after approval adds ff99d05f40f configure, make: Fix up --enable-link-serialization adds 13d47c37a2c reassoc: Optimize in reassoc x < 0 && y < 0 to (x | y) < 0 [...] adds 24ea113f75c widening_mul: Fix up ICE caused by my signed multiplication [...] adds b2230210f17 gcov: add more debugging facility adds e91910d3576 options: properly compare string arguments adds 52a170b1a18 tree-optimization/98550 - fix BB vect unrolling check adds e0bec6ceac4 c++: Fix ICE with CTAD in concept [PR98611] new cf2ac1c30af [PR97969] LRA: Transform pattern `plus (plus (hard reg, con [...] new 25bef68902f arm: Add movmisalign patterns for MVE (PR target/97875) new 1aff68d54c3 Fix typo in function-abi.h new 248feb2fa2c gcov: fix printf format for 32-bit hosts
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: MAINTAINERS | 1 + contrib/ChangeLog | 5 + gcc/ChangeLog | 176 +++++++++ gcc/DATESTAMP | 2 +- gcc/analyzer/store.cc | 7 +- gcc/config/aarch64/aarch64-sve.md | 413 ++++++++++++--------- gcc/config/aarch64/iterators.md | 4 + gcc/config/arm/arm.h | 40 ++ gcc/config/arm/mve.md | 23 ++ gcc/config/arm/neon.md | 25 -- gcc/config/arm/vec-common.md | 23 ++ gcc/config/i386/i386-builtins.h | 4 - gcc/config/i386/i386-expand.c | 5 - gcc/configure | 7 +- gcc/configure.ac | 7 +- gcc/cp/ChangeLog | 10 + gcc/cp/tree.c | 5 +- gcc/cp/typeck2.c | 2 + gcc/d/ChangeLog | 10 + gcc/doc/tree-ssa.texi | 16 +- gcc/function-abi.h | 2 +- gcc/gcov.c | 43 ++- gcc/gimple-ssa-strength-reduction.c | 2 +- gcc/graphite-scop-detection.c | 4 +- gcc/ipa-modref.c | 4 +- gcc/ipa-pure-const.c | 8 +- gcc/ipa-sra.c | 22 +- gcc/lra-eliminations.c | 28 +- gcc/optc-save-gen.awk | 6 +- gcc/profile.c | 5 + gcc/ssa-iterators.h | 39 +- gcc/testsuite/ChangeLog | 97 +++++ gcc/testsuite/g++.dg/cpp2a/concepts-ctad1.C | 16 + gcc/testsuite/g++.dg/cpp2a/concepts-ctad2.C | 13 + gcc/testsuite/g++.dg/opt/pr98550.C | 96 +++++ .../g++.dg/warn/Wmissing-field-initializers-2.C | 44 +++ gcc/testsuite/g++.target/aarch64/sve/abd_1.C | 38 ++ gcc/testsuite/g++.target/aarch64/sve/cond_abd_1.C | 60 +++ gcc/testsuite/g++.target/aarch64/sve/cond_abd_2.C | 60 +++ gcc/testsuite/g++.target/aarch64/sve/cond_abd_3.C | 49 +++ gcc/testsuite/g++.target/aarch64/sve/cond_abd_4.C | 43 +++ .../g++.target/aarch64/sve/cond_arith_1.C | 89 +++++ .../g++.target/aarch64/sve/cond_arith_2.C | 89 +++++ .../g++.target/aarch64/sve/cond_arith_3.C | 91 +++++ .../g++.target/aarch64/sve/cond_arith_4.C | 91 +++++ gcc/testsuite/g++.target/aarch64/sve/cond_bic_1.C | 40 ++ gcc/testsuite/g++.target/aarch64/sve/cond_bic_2.C | 31 ++ gcc/testsuite/g++.target/aarch64/sve/cond_bic_3.C | 36 ++ gcc/testsuite/g++.target/aarch64/sve/cond_bic_4.C | 36 ++ .../g++.target/aarch64/sve/cond_shift_1.C | 92 +++++ .../g++.target/aarch64/sve/cond_shift_2.C | 91 +++++ .../g++.target/aarch64/sve/cond_shift_3.C | 94 +++++ .../g++.target/aarch64/sve/cond_shift_4.C | 94 +++++ gcc/testsuite/g++.target/aarch64/sve/max_1.C | 73 ++++ gcc/testsuite/g++.target/aarch64/sve/min_1.C | 73 ++++ gcc/testsuite/gcc.c-torture/compile/pr98629.c | 11 + gcc/testsuite/gcc.c-torture/execute/pr95731.c | 40 ++ gcc/testsuite/gcc.dg/analyzer/pr98628.c | 19 + gcc/testsuite/gcc.dg/tree-ssa/pr95731.c | 22 ++ gcc/testsuite/gcc.target/aarch64/sve/adr_6.c | 43 +++ gcc/testsuite/gcc.target/aarch64/sve/asrdiv_4.c | 29 ++ gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_1.c | 32 ++ .../gcc.target/aarch64/sve/cond_asrd_1_run.c | 26 ++ gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_2.c | 35 ++ .../gcc.target/aarch64/sve/cond_asrd_2_run.c | 26 ++ gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_3.c | 35 ++ .../gcc.target/aarch64/sve/cond_asrd_3_run.c | 26 ++ gcc/testsuite/gcc.target/aarch64/sve/mul_2.c | 52 +++ .../gcc.target/aarch64/sve/mul_highpart_3.c | 34 ++ gcc/testsuite/gcc.target/aarch64/sve/shift_2.c | 81 ++++ gcc/testsuite/gcc.target/arm/pr97969.c | 54 +++ gcc/testsuite/gcc.target/arm/simd/mve-vneg.c | 3 + gcc/tree-predcom.c | 2 +- gcc/tree-ssa-ccp.c | 2 +- gcc/tree-ssa-dce.c | 2 +- gcc/tree-ssa-dse.c | 8 +- gcc/tree-ssa-loop-ivopts.c | 2 +- gcc/tree-ssa-math-opts.c | 37 +- gcc/tree-ssa-phiprop.c | 2 +- gcc/tree-ssa-reassoc.c | 62 +++- gcc/tree-ssa.c | 2 +- gcc/tree-vect-slp.c | 44 ++- 82 files changed, 2901 insertions(+), 314 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-ctad1.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-ctad2.C create mode 100644 gcc/testsuite/g++.dg/opt/pr98550.C create mode 100644 gcc/testsuite/g++.dg/warn/Wmissing-field-initializers-2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/abd_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/max_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/min_1.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr98629.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr95731.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr98628.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr95731.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/asrdiv_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mul_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mul_highpart_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/shift_2.c create mode 100644 gcc/testsuite/gcc.target/arm/pr97969.c