This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 7947e7211b5 [DAGCombiner] Add one use check to fold (not (and x, y)) -> [...] new 2930e5c52df [AMDGPU] Change constant addr space to 4 new 3fa22fa403d [CodeGen] Print bundled instructions using the MIR syntax i [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: docs/AMDGPUUsage.rst | 30 +-- include/llvm/IR/IntrinsicsAMDGPU.td | 10 +- lib/CodeGen/MachineBasicBlock.cpp | 30 ++- lib/Target/AMDGPU/AMDGPU.h | 2 +- lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp | 6 +- lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 2 +- lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 5 +- lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 2 +- lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 2 +- .../AMDGPU/GlobalISel/inst-select-load-smrd.mir | 22 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 18 +- test/CodeGen/AMDGPU/GlobalISel/regbankselect.mir | 4 +- test/CodeGen/AMDGPU/GlobalISel/smrd.ll | 36 ++-- test/CodeGen/AMDGPU/add.v2i16.ll | 10 +- test/CodeGen/AMDGPU/addrspacecast.ll | 8 +- test/CodeGen/AMDGPU/amdgcn.bitcast.ll | 4 +- test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 12 +- .../AMDGPU/annotate-kernel-features-hsa-call.ll | 40 ++-- .../CodeGen/AMDGPU/annotate-kernel-features-hsa.ll | 34 ++-- test/CodeGen/AMDGPU/branch-relaxation.ll | 2 +- test/CodeGen/AMDGPU/call-argument-types.ll | 12 +- test/CodeGen/AMDGPU/callee-special-input-sgprs.ll | 78 +++---- test/CodeGen/AMDGPU/cgp-addressing-modes-flat.ll | 4 +- test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 72 +++---- test/CodeGen/AMDGPU/early-if-convert-cost.ll | 4 +- test/CodeGen/AMDGPU/early-if-convert.ll | 24 +-- test/CodeGen/AMDGPU/extract_vector_elt-f16.ll | 12 +- test/CodeGen/AMDGPU/extract_vector_elt-i16.ll | 12 +- test/CodeGen/AMDGPU/fence-barrier.ll | 88 ++++---- test/CodeGen/AMDGPU/function-returns.ll | 32 +-- test/CodeGen/AMDGPU/global-constant.ll | 18 +- test/CodeGen/AMDGPU/gv-const-addrspace.ll | 30 +-- test/CodeGen/AMDGPU/hsa-func-align.ll | 4 +- test/CodeGen/AMDGPU/hsa-func.ll | 8 +- .../AMDGPU/hsa-metadata-from-llvm-ir-full.ll | 2 +- test/CodeGen/AMDGPU/image-schedule.ll | 20 +- test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 46 ++--- .../AMDGPU/invariant-load-no-alias-store.ll | 4 +- test/CodeGen/AMDGPU/llvm.SI.load.dword.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.dispatch.ptr.ll | 8 +- .../AMDGPU/llvm.amdgcn.implicit.buffer.ptr.hsa.ll | 14 +- .../AMDGPU/llvm.amdgcn.implicit.buffer.ptr.ll | 14 +- test/CodeGen/AMDGPU/llvm.amdgcn.implicitarg.ptr.ll | 34 ++-- .../AMDGPU/llvm.amdgcn.kernarg.segment.ptr.ll | 34 ++-- test/CodeGen/AMDGPU/llvm.amdgcn.queue.ptr.ll | 8 +- test/CodeGen/AMDGPU/llvm.memcpy.ll | 14 +- test/CodeGen/AMDGPU/load-constant-f64.ll | 4 +- test/CodeGen/AMDGPU/load-constant-i1.ll | 176 ++++++++-------- test/CodeGen/AMDGPU/load-constant-i16.ll | 160 +++++++-------- test/CodeGen/AMDGPU/load-constant-i32.ll | 80 ++++---- test/CodeGen/AMDGPU/load-constant-i64.ll | 24 +-- test/CodeGen/AMDGPU/load-constant-i8.ll | 224 ++++++++++----------- test/CodeGen/AMDGPU/load-hi16.ll | 20 +- test/CodeGen/AMDGPU/load-lo16.ll | 12 +- test/CodeGen/AMDGPU/mad24-get-global-id.ll | 10 +- test/CodeGen/AMDGPU/missing-store.ll | 8 +- test/CodeGen/AMDGPU/mubuf-shader-vgpr.ll | 24 +-- test/CodeGen/AMDGPU/mubuf.ll | 12 +- test/CodeGen/AMDGPU/multi-divergent-exit-region.ll | 4 +- .../AMDGPU/no-initializer-constant-addrspace.ll | 8 +- test/CodeGen/AMDGPU/no-shrink-extloads.ll | 4 +- test/CodeGen/AMDGPU/nullptr.ll | 10 +- test/CodeGen/AMDGPU/pack.v2f16.ll | 14 +- test/CodeGen/AMDGPU/pack.v2i16.ll | 14 +- test/CodeGen/AMDGPU/r600-constant-array-fixup.ll | 6 +- test/CodeGen/AMDGPU/readcyclecounter.ll | 4 +- test/CodeGen/AMDGPU/ret.ll | 24 +-- test/CodeGen/AMDGPU/salu-to-valu.ll | 110 +++++----- test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 20 +- test/CodeGen/AMDGPU/sext-in-reg.ll | 8 +- test/CodeGen/AMDGPU/sgpr-copy.ll | 68 +++---- test/CodeGen/AMDGPU/si-lod-bias.ll | 14 +- test/CodeGen/AMDGPU/si-scheduler.ll | 10 +- test/CodeGen/AMDGPU/si-sgpr-spill.ll | 148 +++++++------- test/CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll | 32 +-- test/CodeGen/AMDGPU/smrd-vccz-bug.ll | 4 +- test/CodeGen/AMDGPU/smrd.ll | 72 +++---- test/CodeGen/AMDGPU/spill-m0.ll | 4 +- test/CodeGen/AMDGPU/split-smrd.ll | 6 +- test/CodeGen/AMDGPU/store-global.ll | 8 +- test/CodeGen/AMDGPU/store-private.ll | 8 +- test/CodeGen/AMDGPU/sub.v2i16.ll | 10 +- test/CodeGen/AMDGPU/target-cpu.ll | 34 ++-- test/CodeGen/AMDGPU/unaligned-load-store.ll | 44 ++-- test/CodeGen/AMDGPU/uniform-crash.ll | 2 +- test/CodeGen/AMDGPU/vertex-fetch-encoding.ll | 6 +- .../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 10 +- test/CodeGen/AMDGPU/wait.ll | 22 +- test/CodeGen/AMDGPU/waitcnt-looptest.ll | 18 +- .../CodeGen/AMDGPU/widen_extending_scalar_loads.ll | 74 +++---- test/CodeGen/ARM/sched-it-debug-nodes.mir | 6 +- ...split-gep-and-gvn-addrspace-addressing-modes.ll | 64 +++--- 92 files changed, 1266 insertions(+), 1259 deletions(-)