This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig in repository toolchain/ci/qemu.
from 7c79721606 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds 8cd0b410a2 target/mips: Add CP0 Config0 register definitions for MIPS3 ISA adds b4cbbb47b0 target/mips: Replace CP0_Config0 magic values by proper definitions adds 07ae8ccd0f target/mips/addr: Add translation helpers for KSEG1 adds 737cca57d3 target/mips/mips-defs: Remove USE_HOST_FLOAT_REGS comment adds bf5523773e target/mips/mips-defs: Reorder CPU_MIPS5 definition adds 8b0ea9b638 target/mips/mips-defs: Rename CPU_MIPSxx Release 1 as CPU_MIPSxxR1 adds b0586b38cb target/mips/mips-defs: Introduce CPU_MIPS64 and cpu_type_is_64bit() adds ce49581feb hw/mips/boston: Check 64-bit support with cpu_type_is_64bit() adds 08e2262fad target/mips/mips-defs: Use ISA_MIPS32 definition to check Release 1 adds f395cef765 target/mips/mips-defs: Use ISA_MIPS32R2 definition to check [...] adds 4d1524d2ce target/mips/mips-defs: Use ISA_MIPS32R3 definition to check [...] adds d913c3992d target/mips/mips-defs: Use ISA_MIPS32R5 definition to check [...] adds 13514fc93e target/mips/mips-defs: Use ISA_MIPS32R6 definition to check [...] adds bbd5e4a27f target/mips/mips-defs: Rename ISA_MIPS32 as ISA_MIPS_R1 adds 7a47bae586 target/mips/mips-defs: Rename ISA_MIPS32R2 as ISA_MIPS_R2 adds bae4b15aa4 target/mips/mips-defs: Rename ISA_MIPS32R3 as ISA_MIPS_R3 adds 5f89ce4fc2 target/mips/mips-defs: Rename ISA_MIPS32R5 as ISA_MIPS_R5 adds 2e211e0a12 target/mips/mips-defs: Rename ISA_MIPS32R6 as ISA_MIPS_R6 adds 9bcd41d41f target/mips: Inline cpu_state_reset() in mips_cpu_reset() adds 81ddae7c30 target/mips: Extract FPU helpers to 'fpu_helper.h' adds f9bd3d79f4 target/mips: Add !CONFIG_USER_ONLY comment after #endif adds 2be565f9c2 target/mips: Remove consecutive CONFIG_USER_ONLY ifdefs adds e9927723ba target/mips: Move common helpers from helper.c to cpu.c adds 4cb213dc90 target/mips: Rename helper.c as tlb_helper.c adds ca2690e36a target/mips: Fix code style for checkpatch.pl adds f2c5b39ecd target/mips: Move mmu_init() functions to tlb_helper.c adds 0dc351ca6b target/mips: Rename translate_init.c as cpu-defs.c adds e31309365e target/mips/translate: Extract DisasContext structure adds 46c9e2b3dd target/mips/translate: Add declarations for generic code adds 11a7511856 target/mips: Replace gen_exception_err(err=0) by gen_excepti [...] adds 3a4ef3b7ee target/mips: Replace gen_exception_end(EXCP_RI) by gen_rsvd_ [...] adds 8758d1b8aa target/mips: Declare generic FPU / Coprocessor functions in [...] adds 57eedcf7e3 target/mips: Extract FPU specific definitions to translate.h adds 8b7322add3 target/mips: Only build TCG code when CONFIG_TCG is set adds 311edee771 target/mips/translate: Extract decode_opc_legacy() from deco [...] adds d7efb69382 target/mips/translate: Expose check_mips_64() to 32-bit mode adds 25a1362875 target/mips: Introduce ase_msa_available() helper adds 72f31f60f8 target/mips: Simplify msa_reset() adds aa314198ca target/mips: Use CP0_Config3 to set MIPS_HFLAG_MSA adds 33942f9460 target/mips: Simplify MSA TCG logic adds 7e2a619a04 target/mips: Remove now unused ASE_MSA definition adds e2665f314d target/mips: Alias MSA vector registers on FPU scalar registers adds 959c5da28e target/mips: Extract msa_translate_init() from mips_tcg_init() adds 63af5b9018 target/mips: Remove CPUMIPSState* argument from gen_msa*() methods adds 810fda17c8 target/mips: Explode gen_msa_branch() as gen_msa_BxZ_V/BxZ() adds 03e4d95c91 target/mips: Move msa_reset() to msa_helper.c adds 3ef60574b6 target/mips: Extract MSA helpers from op_helper.c adds edb2384728 target/mips: Extract MSA helper definitions adds 54ccff5102 target/mips: Declare gen_msa/_branch() in 'translate.h' adds 80e64a380f target/mips: Extract MSA translation routines adds 878b87b541 target/mips: Pass TCGCond argument to MSA gen_check_zero_element() adds c7a9ef7517 target/mips: Introduce decode tree bindings for MSA ASE adds 96e5b4c758 target/mips: Use decode_ase_msa() generated from decodetree adds a685f7d075 target/mips: Extract LSA/DLSA translation generators adds 5f21f30d85 target/mips: Introduce decodetree helpers for MSA LSA/DLSA opcodes adds 3f7a927847 target/mips: Introduce decodetree helpers for Release6 LSA/D [...] adds 0e9524af2d target/mips: Remove now unreachable LSA/DLSA opcodes code adds aac357ec89 target/mips: Convert Rel6 Special2 opcode to decodetree adds ddc7ef8dfe target/mips: Convert Rel6 COP1X opcode to decodetree adds 6513ca15d8 target/mips: Convert Rel6 CACHE/PREF opcodes to decodetree adds 9a7372e354 target/mips: Convert Rel6 LWL/LWR/SWL/SWR opcodes to decodetree adds dd5697b2f9 target/mips: Convert Rel6 LWLE/LWRE/SWLE/SWRE opcodes to decodetree adds 13a839cf48 target/mips: Convert Rel6 LDL/LDR/SDL/SDR opcodes to decodetree adds 1ff668dde2 target/mips: Convert Rel6 LLD/SCD opcodes to decodetree adds 27ea1bc077 target/mips: Convert Rel6 LL/SC opcodes to decodetree adds 6648042afb target/mips: Remove CPU_R5900 definition adds fc63010e9b target/mips: Remove CPU_NANOMIPS32 definition adds eaca85763b target/mips: Remove vendor specific CPU definitions adds cd669e2051 docs/system: Remove deprecated 'fulong2e' machine alias adds 256af05f52 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mip [...] adds 89fbea8737 9pfs: Fully restart unreclaim loop (CVE-2021-20181) adds a968a38005 Merge remote-tracking branch 'remotes/gkurz-gitlab/tags/9p-n [...] adds e80be993b5 ui/gtk: don't try to redefine SI prefixes adds 0431e369b0 ui/gtk: rename variable window to widget adds 3c4b8f8310 ui/gtk: limit virtual console max update interval adds 0fdc99775c ui/gtk: expose gd_monitor_update_interval adds cab82424f6 ui/gtk: update monitor interval on egl displays adds 521534df57 vnc: fix unfinalized tlscreds for VncDisplay adds 7b5fa0b583 ui: add support for remote power control to VNC server adds 5f8679fe46 vnc: Fix a memleak in vnc_display_connect() adds b3c2de9cd5 vnc: move check into vnc_cursor_define adds 9e1632ad07 vnc: move initialization to framebuffer_update_request adds 763deea7e9 vnc: add support for extended desktop resize adds 7cb6b97300 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021011 [...]
No new revisions were added by this update.
Summary of changes: docs/system/deprecated.rst | 5 - docs/system/removed-features.rst | 5 + hw/9pfs/9p.c | 6 +- hw/mips/boston.c | 6 +- hw/mips/fuloong2e.c | 1 - include/ui/gtk.h | 3 +- linux-user/mips/cpu_loop.c | 7 +- qemu-options.hx | 4 + target/mips/addr.c | 10 + target/mips/cp0_helper.c | 18 +- target/mips/cp0_timer.c | 4 +- .../mips/{translate_init.c.inc => cpu-defs.c.inc} | 128 +- target/mips/cpu.c | 255 +- target/mips/cpu.h | 23 +- target/mips/fpu_helper.c | 5 +- target/mips/fpu_helper.h | 59 + target/mips/gdbstub.c | 1 + target/mips/helper.h | 436 +-- target/mips/internal.h | 64 +- target/mips/kvm.c | 13 +- target/mips/machine.c | 1 + target/mips/meson.build | 21 +- target/mips/mips-defs.h | 56 +- target/mips/mips32r6.decode | 36 + target/mips/mips64r6.decode | 27 + target/mips/msa32.decode | 29 + target/mips/msa64.decode | 17 + target/mips/msa_helper.c | 430 +++ target/mips/msa_helper.h.inc | 443 +++ target/mips/msa_translate.c | 2286 +++++++++++ target/mips/op_helper.c | 396 +- target/mips/rel6_translate.c | 44 + target/mips/{helper.c => tlb_helper.c} | 266 +- target/mips/translate.c | 4034 ++++---------------- target/mips/translate.h | 177 + target/mips/translate_addr_const.c | 61 + ui/gtk-egl.c | 3 + ui/gtk.c | 25 +- ui/vnc.c | 147 +- ui/vnc.h | 15 + 40 files changed, 5016 insertions(+), 4551 deletions(-) rename target/mips/{translate_init.c.inc => cpu-defs.c.inc} (92%) create mode 100644 target/mips/fpu_helper.h create mode 100644 target/mips/mips32r6.decode create mode 100644 target/mips/mips64r6.decode create mode 100644 target/mips/msa32.decode create mode 100644 target/mips/msa64.decode create mode 100644 target/mips/msa_helper.h.inc create mode 100644 target/mips/msa_translate.c create mode 100644 target/mips/rel6_translate.c rename target/mips/{helper.c => tlb_helper.c} (87%) create mode 100644 target/mips/translate.h create mode 100644 target/mips/translate_addr_const.c