This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 94a3573c729 gn build: (manually) merge r374219 new 64f5ca7e80a GlobalISel: Implement fewerElementsVector for G_BUILD_VECTOR new 55aa002c4ac AMDGPU: Fix typos new 9b697c425d8 AMDGPU: Relax register classes used new 4f540a9a67e AMDGPU/GlobalISel: Fix crash on wide constant load with VGP [...] new 41cd9eb0454 AMDGPU: Don't fold copies to physregs
The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/GlobalISel/LegalizerHelper.h | 4 + lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 61 +++++ lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 11 +- lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 18 +- lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 4 +- lib/Target/AMDGPU/SIFoldOperands.cpp | 14 +- lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 4 +- test/CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 43 +-- .../AMDGPU/GlobalISel/legalize-build-vector.mir | 300 +++++++++++++++++++++ .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 49 ++-- test/CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 36 +-- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 36 +-- test/CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 54 ++-- test/CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 54 ++-- test/CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 36 +-- .../AMDGPU/GlobalISel/legalize-fmad.s16.mir | 30 ++- .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 40 +-- .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 40 +-- test/CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 36 +-- test/CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 54 ++-- test/CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 54 ++-- test/CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 54 ++-- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 155 +++++++---- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 155 +++++++---- .../AMDGPU/GlobalISel/legalize-load-global.mir | 140 ++++++---- .../AMDGPU/GlobalISel/legalize-load-local.mir | 115 ++++---- .../AMDGPU/GlobalISel/legalize-load-private.mir | 192 +++++++------ test/CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 43 +-- test/CodeGen/AMDGPU/GlobalISel/legalize-phi.mir | 35 ++- test/CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 43 +-- .../AMDGPU/GlobalISel/legalize-shuffle-vector.mir | 6 +- test/CodeGen/AMDGPU/GlobalISel/legalize-smax.mir | 39 +-- test/CodeGen/AMDGPU/GlobalISel/legalize-smin.mir | 39 +-- test/CodeGen/AMDGPU/GlobalISel/legalize-umax.mir | 39 +-- test/CodeGen/AMDGPU/GlobalISel/legalize-umin.mir | 39 +-- .../AMDGPU/GlobalISel/regbankselect-load.mir | 46 ++++ .../stack-pointer-offset-relative-frameindex.ll | 2 +- 37 files changed, 1433 insertions(+), 687 deletions(-)