This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap in repository toolchain/ci/gcc.
from f7854b90897 Add TARGET_IFUNC_REF_LOCAL_OK adds 06f2e7d49fc sve: combine nested if predicates adds add31efdc7b RISC-V: Add option defines for Scalar Cryptography adds 0962bff477a RISC-V: Add implied defines of Zk, Zkn and Zks adds 37fbf9175b2 x86: Scan leal in PR target/83782 tests for x32 adds 987baa7444a rs6000: Fix use of wrong enum for built-in function code adds 654cd743c88 x86: Add -mmove-max=bits and -mstore-max=bits adds abd7712f91c c++: Fix for decltype(auto) and parenthesized expr [PR103403] adds f46d32dd29b Fortran: improve checking of array specifications new d81722ee16e rs6000: testsuite: Add rop_ok effective-target function new cff7879a381 rs6000: Fix up flag_shrink_wrap handling in presence of -mr [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/common/config/riscv/riscv-common.c | 38 ++++++++++- gcc/config/i386/i386-expand.c | 1 + gcc/config/i386/i386-options.c | 75 ++++++++++++++++++++-- gcc/config/i386/i386-options.h | 6 +- gcc/config/i386/i386.h | 18 ++---- gcc/config/i386/i386.opt | 8 +++ gcc/config/i386/x86-tune.def | 10 +++ gcc/config/riscv/arch-canonicalize | 16 ++++- gcc/config/riscv/riscv-opts.h | 22 +++++++ gcc/config/riscv/riscv.opt | 3 + gcc/config/rs6000/rs6000.c | 12 ++-- gcc/cp/cp-gimplify.c | 3 +- gcc/cp/pt.c | 15 +++-- gcc/cp/semantics.c | 18 ++---- gcc/doc/invoke.texi | 13 ++++ gcc/fortran/array.c | 4 ++ gcc/fortran/expr.c | 25 ++++++++ gcc/fortran/gfortran.h | 1 + gcc/testsuite/g++.dg/cpp1y/decltype-auto2.C | 12 ++++ gcc/testsuite/g++.dg/cpp1y/decltype-auto3.C | 12 ++++ gcc/testsuite/g++.dg/cpp1y/decltype-auto4.C | 65 +++++++++++++++++++ gcc/testsuite/g++.dg/cpp1z/decomp-decltype1.C | 28 ++++++++ .../gcc.target/aarch64/sve/pred-combine-and.c | 18 ++++++ gcc/testsuite/gcc.target/i386/pieces-memcpy-17.c | 16 +++++ gcc/testsuite/gcc.target/i386/pieces-memcpy-18.c | 16 +++++ gcc/testsuite/gcc.target/i386/pieces-memcpy-19.c | 16 +++++ gcc/testsuite/gcc.target/i386/pieces-memcpy-20.c | 16 +++++ gcc/testsuite/gcc.target/i386/pieces-memcpy-21.c | 16 +++++ gcc/testsuite/gcc.target/i386/pieces-memset-45.c | 16 +++++ gcc/testsuite/gcc.target/i386/pieces-memset-46.c | 17 +++++ gcc/testsuite/gcc.target/i386/pieces-memset-47.c | 17 +++++ gcc/testsuite/gcc.target/i386/pieces-memset-48.c | 17 +++++ gcc/testsuite/gcc.target/i386/pieces-memset-49.c | 16 +++++ gcc/testsuite/gcc.target/i386/pr83782-1.c | 2 +- gcc/testsuite/gcc.target/i386/pr83782-2.c | 2 +- gcc/testsuite/gcc.target/powerpc/pr101324.c | 17 +++++ gcc/testsuite/gcc.target/powerpc/rop-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/rop-2.c | 2 +- gcc/testsuite/gcc.target/powerpc/rop-3.c | 2 +- gcc/testsuite/gcc.target/powerpc/rop-4.c | 2 +- gcc/testsuite/gcc.target/powerpc/rop-5.c | 2 +- gcc/testsuite/gfortran.dg/pr103505.f90 | 9 +++ gcc/testsuite/lib/target-supports.exp | 7 ++ gcc/tree-vect-stmts.c | 70 +++++++++++++++----- gcc/tree-vectorizer.h | 9 +++ 45 files changed, 644 insertions(+), 68 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp1y/decltype-auto2.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/decltype-auto3.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/decltype-auto4.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/decomp-decltype1.C create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/pred-combine-and.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memcpy-17.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memcpy-18.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memcpy-19.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memcpy-20.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memcpy-21.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memset-45.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memset-46.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memset-47.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memset-48.c create mode 100644 gcc/testsuite/gcc.target/i386/pieces-memset-49.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr101324.c create mode 100644 gcc/testsuite/gfortran.dg/pr103505.f90