This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from b8387d0 [AVX512] Fix BLENDM lowering patterns. Operands should be swa [...] new 1f61965 [mips][microMIPS] Add CodeGen support for AND*, OR16, OR*, XO [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp | 1 + lib/Target/Mips/MicroMips32r6InstrInfo.td | 63 ++- lib/Target/Mips/MicroMipsInstrInfo.td | 213 +++---- lib/Target/Mips/MipsInstrInfo.td | 52 +- test/CodeGen/Mips/fcmp.ll | 12 +- test/CodeGen/Mips/llvm-ir/and.ll | 607 +++++++++++++++++++- test/CodeGen/Mips/llvm-ir/ashr.ll | 6 +- test/CodeGen/Mips/llvm-ir/lshr.ll | 6 +- test/CodeGen/Mips/llvm-ir/not.ll | 241 ++++++++ test/CodeGen/Mips/llvm-ir/or.ll | 609 ++++++++++++++++++++- test/CodeGen/Mips/llvm-ir/select-dbl.ll | 3 +- test/CodeGen/Mips/llvm-ir/select-flt.ll | 3 +- test/CodeGen/Mips/llvm-ir/shl.ll | 6 +- test/CodeGen/Mips/llvm-ir/xor.ll | 136 ++++- .../Disassembler/Mips/micromips32r3/valid-el.txt | 2 - test/MC/Disassembler/Mips/micromips32r3/valid.txt | 2 - test/MC/Disassembler/Mips/micromips32r6/valid.txt | 8 +- test/MC/Disassembler/Mips/micromips64r6/valid.txt | 11 + test/MC/Mips/micromips-alu-instructions.s | 17 + test/MC/Mips/micromips/invalid.s | 13 + test/MC/Mips/micromips32r6/invalid.s | 13 + test/MC/Mips/micromips32r6/valid.s | 7 + test/MC/Mips/micromips64r6/invalid.s | 13 + test/MC/Mips/micromips64r6/valid.s | 18 + 24 files changed, 1879 insertions(+), 183 deletions(-) create mode 100644 test/CodeGen/Mips/llvm-ir/not.ll