[Tcwg-commits] [llvm] branch stable updated (32b092a -> 5f6bfbd)

This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch stable in repository llvm.

from 32b092a Updating branches/google/stable to r297704 adds 85dd82a [TargetTransformInfo] getIntrinsicInstrCost() scalarization e [...] adds d0ed9de [AVX-512] Add test cases that demonstrate some patterns that [...] adds 89cd317 [AVX-512] Use iPTR instead of i64 in patterns for extract_sub [...] adds 6095a79 Disable Callee Saved Registers adds 53c73db [ARM] Move SMULW[B|T] isel to DAG Combine adds 4e5ac8a [ValueTracking] Out of range shifts might be undef adds 78b8364 Fix typos in ADCE comments adds e463d80 [CodeGen] Fix -Wreorder warning. adds 51258d9 Test commit. adds c8d396a Make PredIteratorCache size() logically const. Do not require [...] adds e13633c [X86][MMX] Update FIXME comment. NFCI. adds 1a739b3 [LV] Refactor Cost Model's selectVectorizationFactor(); NFC adds 0117588 De-duplicate the two implementations of ARMBaseInstrInfo::isP [...] adds 8f5c321 [ARM] Diagnose ARM MOVT without :lower16: or :upper16: expression adds a27a1f7 [LV] Refactor cross-iteration phi's back-patching; NFC adds ace7143 [X86] Add extra BITREVERSE tests adds c412df4 Fix typo in comment adds 702396c [Hexagon] Fix a condition in HexagonEarlyIfConv.cpp adds 68e70a5 [InstCombine] regenerate checks; NFC adds acccef0 [InstCombine] consolidate rem tests and update checks; NFC adds 77960c2 [InstCombine] improve readability; NFCI adds cd2a5b6 SamplePGO ThinLTO ICP fix for local functions. adds bea559b [DAG] vector div/rem with any zero element in divisor is undef adds c4630f9 [Support] Make the SystemZ bot happy by using make_error_code. adds 1526258 [ARM] Replace some C++ selection code with TableGen patterns. NFC. adds c67a9ef Fix asm printing of associated sections. adds 22bd70f Archives require a symbol table on Solaris, even if empty. adds 25754c1 [WebAssembly] Use LEB encoding for value types adds e35265b [SelectionDAG] Add a signed integer absolute ISD node adds d18970b [libFuzzer] remove stale code adds 9db5e41 [globalisel][tblgen] Add support for ComplexPatterns adds 05628fa [libFuzzer] don't clear Counters in TracePC::CollectFeatures [...] adds ae8f1d8 [libFuzzer] remove more stale code adds dfb7eae [globalisel] LLVM_BUILD_GLOBAL_ISEL=OFF should prevent Global [...] adds 54dc1ed MemCpyOptimizer: don't create new addrspace casts adds 72e0026 [GlobalISel] IRTranslator: Return the scalar for <1 x Ty> con [...] adds 97979ac [MachineFunction] Fix documentation. NFC adds 59249af [libFuzzer] simplify code a bit adds 3785710 [libFuzzer] remove even more stale code adds c7a57cd Ensure that prefix data is preserved with subsections-via-symbols adds 5c08882 [BranchFolding] Merge debug locations from common tail instea [...] adds fc904cc [llvm-config] Add minimal sanity tests for path options adds 3998552 NFC: Reformats comments according to the coding guildelines. adds 75f7c44 [ARM] Enable SMLAL[B|T] isel adds c19a1fb [Support][CommandLine] Make it possible to get error messages [...] adds 13c7e8f fix gcc -Wmisleading-indentation [NFC] adds f803e21 [Thumb1] Fix the bug when adding/subtracting -2147483648 adds eb3e69e [ARM] Fix for branch label disassembly for Thumb adds a8cf2f9 [DAGCombine] Add reproducer for pr32278 adds 37ce2d4 Fix malformed XFAIL in previous commit adds 39fad26 Align cost model columns. NFCI. adds 71148e9 [Mips] Add support to match more patterns for DEXT and CINS adds 5241875 [X86][SSE] Fixed shuffle MOVSS/MOVSD combining of all zeroabl [...] adds 788c998 Add 'REQUIRES: asserts' to pr32278.ll introduced in r297822 adds 302f165 [Target] fix typo; NFC adds 8888b5e Reverting r297821 due to breaking lld test. adds 945e057 Refactor SimplifyCFG:canSinkInstructions [NFC] adds a6a5484 Fix Wint-in-bool-context warning (PR32248) adds c12050b Reverted unintended commit adds 70b9c4a Revert "[Thumb1] Fix the bug when adding/subtracting -2147483648" adds 8675210 Revert "Refactor SimplifyCFG:canSinkInstructions [NFC]" adds 27c6067 Cyle -> Cycle; NFCI adds 4160d49 [SelectionDAG][AArch64] Add test case showing incorrect Selec [...] adds 245bc88 [PowerPC][Altivec] Add mfvrd and mffprd extended mnemonic adds a1d8ce5 [SelectionDAG] Support BUILD_VECTOR implicit truncation in Se [...] adds cbe96dd CodeGen: Use the source filename as the argument to .file, ra [...] adds 603d3c6 Re-apply r296730, "cmake: Configure the ThinLTO cache directo [...] adds 4b7d61b [GlobalISel] Remove dead member. NFC. adds be130a9 [GlobalISel][AArch64] Split out select tests. NFC. adds 6db3538 [GlobalISel][AArch64] Use appropriate test function names. NFC. adds 8aaf472 [GlobalISel][AArch64] Add back constant select tests. NFC. adds 01c2f41 [CodeGen] Use APInt::setLowBits/setHighBits/setBitsFrom in mo [...] adds 66224eb Move some LAST_* enum sentinels out of their enums adds ed14562 [YAML] When outputting, provide the ability to write default values. adds 15db330 AMDGPU: Minor SIAnnotateControlFlow cleanups adds 4d63638 [GlobalISel] Use ASCII quote/apostrophe in comment. NFC. adds c0f82e4 [GlobalISel] Preserve IR block layout. adds 17931c8 [GlobalISel] Insert translated switch icmp blocks after switc [...] adds 1d95032 [PGO] Refactor the code for value profile annotation adds f4523b0 ARM: avoid clobbering register in v6 jump-table expansion. adds 0c52bec AMDGPU: Fix unnecessary ands when packing f16 vectors adds bde5be0 [GlobalISel][AArch64] Select ADDXri. adds 924375d [GlobalISel] Avoid translating synthetic constants to new G_C [...] adds 1a576c5 [X86] Add missing BITREVERSE costs for SSE2 vectors and i8/i1 [...] adds f04cbf3 [WebAssembly] Update format of 'names' section. adds 1840112 [DAGCombine] Bail out if can't create a vector with at least [...] adds 38f8b96 Introduce NativeEnumModules and NativeCompilandSymbol adds 9fb2625 [tablegen][globalisel] Trivial changes to reduce size of foll [...] adds e702632 [EarlyCSE] reduce indent; NFCI adds 104814b NFC: Corrects comments that were supposed to go in with earl [...] adds 6f043b3 Limit test's triple in attempt to fix broken buildbot adds 312b28e Add GDB pretty-printer for llvm::Twine type adds e925a38 [libFuzzer] Use ChooseUnitIdxToMutate to pick item for crossover. adds 7e3bcd4 [PGO] Minor cleanup for count instruction in SelectInstVisitor. adds e822046 Second attempt for fix Hexagon buildbot by moving test to under X86/ adds 670b422 [PGO] Value profile for size of memory intrinsic calls adds 2258207 Fix up grammar in a comment. adds bbf9606 [pdb] Write the module info and symbol record streams. adds ce6292c [llvm-pdbdump] Add support for diffing the String Table. adds 862a3a8 Try to fix build break due to template argument deduction. adds 365e172 CodeGenPrepare: Sink addressing modes for atomics adds 867844f [StackColoring] Remove unused header file for post-order trav [...] adds 733a6d0 Removed unnecessary semicolon. NFCI. adds 2edabde Support: Simplify the CachePruning API. NFCI. adds 167e4b5 Fix build failure from r297897. adds 0356a14 Revert "[PGO] Minor cleanup for count instruction in SelectIn [...] adds 6868195 Revert "Revert "[PGO] Minor cleanup for count instruction in [...] adds 83daa29 Revert "[libFuzzer] Use ChooseUnitIdxToMutate to pick item fo [...] adds d0064ed AMDGPU: Allow sinking of addressing modes for atomic_inc/dec adds a7364cf Remove redundant condition (PR32263). NFCI. adds e6224ab [libFuzzer] call __sanitizer_print_memory_profile with two params adds e794271 [libFuzzer] add a dummy LLVMFuzzerMutate to afl/afl_driver.cp [...] adds 731cac0 [Hexagon] Updating inline saturate lanes for v62 version. adds 1e54c56 Simplify/make more explicit (by making less explicit in some [...] adds bd97f5e Check that line table entries don't spill over between sectio [...] adds fef90ab CodeGen: BlockPlacement: Reduce TriangleChainCount to 2 adds e6f1b02 [Hexagon] Fixing test from 297920 to add Hexagon triple. adds 2995c25 Support: Add a cache pruning policy parser. adds 13c3208 Fix pessimising moves. adds a690454 [ADCE] Remove redundent code [NFC] adds 1b6f5a3 [SelectionDAG] Optimize VSELECT->SETCC of incompatible or il [...] adds ff057b1 Fixing typos. adds 9a95bff [PM/Inliner] Add a test case that encapsulates the core issue [...] adds c177883 [PM/Inliner] Fix a bug in r297374 where we would leave stale [...] adds 8276800 [Support] Add support for getting file system permissions on [...] adds 9dd65de Revert "[PGO] Value profile for size of memory intrinsic calls" adds bd47439 [InstCombine] Liberate assert in InstCombiner::visitZExt adds 078fc4c [BasicTTIImpl] Bugfix in getIntrinsicInstrCost() adds 610fcc0 Fix: Refactor SimplifyCFG:canSinkInstructions [NFC] adds 0a25d0e [X86] Add PR22338 test case adds 1537930 [AMDGPU] Run always inliner early in opt adds a2d20c4 Test commit. adds 7c8e19d PR32288: More efficient encoding for DWARF expr subregister access. adds 6ce086b Revert "PR32288: More efficient encoding for DWARF expr subre [...] adds 800f104 [IR] Inline some Function accessors adds 7e21d8d [cmake] Refactor warning flag logic to use Unix warnings with [...] adds 308a80b PR32288: More efficient encoding for DWARF expr subregister access. adds fd16587 Rename methods in DwarfExpression to adhere to the LLVM codin [...] adds 34c8126 Rearrange fields. NFC. adds 89cb961 [globalisel] Correct G_CONSTANT path of selectArithImmed() adds e3a9e90 Attempt to fix bot failure on Windows. Looks like this expres [...] adds aad0d39 LTO: Create temporary cache files in the cache directory inst [...] adds 80bfdf1 Salvage debug info from instructions about to be deleted adds b789f7b Fix unused variable warnings. adds 01137ce Remove redundant conditions (PR31753). NFCI. adds 4235bb8 [llvm-pdbdump] clang-format Diff.cpp adds 271460b [AVX-512] Add tests for kandn, kor, kxor, and kxnor intrinsics. adds 8b1080c [globalisel] Correct one more simple immediate that should be [...] adds e00719d TargetInstrInfo: Provide default implementation of isTailCall(). adds 6308f28 Revert commit r297971 because of issues reported by msan. adds 7b596b1 [llvm-pdbdump] Add support for diffing the PDB Stream. adds 7ba6356 [PDB] Add support for parsing Flags from PDB Stream. adds e399c3e Create msbuild only when using MSVC adds e0f4fee [InstCombine] add tests for PR32306 and missed min/max canoni [...] adds c3f644a ArchiveWriter: Remove unused variables. NFC. adds 7d515a4 Clarify a comment about mapped_iterator. NFC adds 4616521 [InstCombine] avoid breaking up bitcasted vector min/max patt [...] adds a07d9f3 Silence -Wcovered-switch-default warning. adds d289ddd [WebAssembly] Fix some broken type encodings in wasm binary adds 78dce25 [SCEV] Compute affine range in another way to avoid bitwidth [...] adds 2360eb0 [LoopUnroll] Don't peel loops where the latch isn't the exiti [...] adds b70598b Salvage debug info from instructions about to be deleted adds 6f00c7b Resubmit r297897: [PGO] Value profile for size of memory intr [...] adds a19db56 CodeGen: BlockPlacement: Adjust test case so it covers rL297925. NFC adds 7762f59 Remove eol-style:native from Path.h adds 36d60de9 Make Argument::getArgNo() constant time, not O(#args) adds c33642e [Support] Support both Windows and Posix paths on both platforms. adds 5fa4774 Make NativeExeSymbol a concrete subclass of NativeRawSymbol [PDB] adds 5ff3774 Fix linux build. adds 3d207f3 Remove dead F parameter from Argument constructor adds 1c19be8 Remove getArgumentList() in favor of arg_begin(), args(), etc adds 8f4fdbe Fix unit test. adds e3fdf49 clean Lanai namespace adds 44d8261 [PDB] It is not an error getting the "Invalid" Annotation opcode. adds 43f117d [pdb] Fix an uninitialized read, and add a test for it. adds 0a965f8 Don't rely on an implicit std::tuple constructor. adds bb8d9fb SmallString doesn't have implicit conversion from const char*. adds ec179d7 LTO: Fix a potential race condition in the caching API. adds f5e1bc8 [ARM] Use alias analysis in ARMPreAllocLoadStoreOpt. adds 5c2a1d9 Remove LessPreciseFPMADOption from TargetOptions along with a [...] adds 852989f VirtRegMap: Correctly deal with bundles when deleting identit [...] adds 94ebfcb SplitKit: Correctly implement partial subregister copies adds 9ed2d9c Revert "Make NativeExeSymbol a concrete subclass of NativeRaw [...] adds 8e740f1 [RSForGC] Handle vector GEPs adds 6ee36bc [libFuzzer] add a test with two different bugs adds 2362f32 [libFuzzer] Experimenting with dictionary minimization. adds 31c659f [libFuzzer] inline the code of __sanitizer_cov_trace_pc_guard [...] adds 25676d7 [X86] Cleanup the AddedComplexity values on move immediate in [...] adds 12c91f7 [X86] Use update_llc_test_checks.py to regenerate a test. adds 157d06d [X86] Use update_llc_test_checks.py to regenerate a test and [...] adds 0ce9186 [AVX-512] Give priority to EVEX encoded scalar FMA instructio [...] adds db89440 [SystemZ] Add use of super-reg in splitMove() adds 1b93bd9 Add SystemZ to utils/update_llc_test_checks.py. adds 58423c0 [SystemZ] New CodeGen tests for vector compare / select. adds 5db6e08 [X86] Remove unused predicate. NFC adds 48537ad [AVX-512] Make VEX encoded FMA instructions available when AV [...] adds 8400b96 [ARM] Fix triple format in test branch disassemble test adds 78f26e7 [Asm] Don't list '@<type>' in diag when '@' is a comment adds d255a95 [AArch64] Use alias analysis in the load/store optimization pass. adds 5dfb7d0 [X86] Add SelectionDAG.computeKnownBits test showing inabilit [...] adds 17dcd3d Only unswitch loops with uniform conditions adds 2af0da9 Store Arguments in a flat array instead of an iplist adds 6399417 Fix wasm build after arg_begin iterator type change adds ec1b680 [x86] avoid adc/sbb assert when both sides of add are zexted [...] adds 20afc5b [SelectionDAG] Add SelectionDAG.computeKnownBits test support [...] adds d1a05a8 [Bitcode] Add compatibility test for the 4.0 release adds 5edba1d [PGO] Value profile for size of memory intrinsic calls adds 40a6d15 [CodeGenPrep]Restructure promoting Ext to form ExtLoad adds 6082747 [PGO] Add omitted test cases. adds 64543fd [X86] Emit fewer instructions to allocate >16GB stack frames adds d0f7ad8 [x86] clean up setcc with negated operand transform and add m [...] adds 33eb1b0 AMDGPU: Cleanup control flow intrinsics adds 6cfe632 [PGO] Change the internal options description. nfc. adds a754032 AMDGPU: Fix handling of constant phi input loop conditions adds 39984d5 [coverity] Fix uninit variable. adds 6cf5553 AMDGPU: Fix broken condition in hazard recognizer adds dcae6ca LTO: Work around libstdc++ version mismatch bug, see D31063 r [...] adds 87552d6 [SelectionDAG] Remove redundant stores more aggressively. adds df808fe Add !associated metadata. adds a82d790 [asan] Fix dead stripping of globals on Linux. adds 7347ffe [SCEV] Use const Loop *L instead of Loop *L. NFC adds e9b379b [Outliner] Add outliner for AArch64 adds 7c45253 Fix docs-llvm-html build. adds 42546f6 [x86] regenerate checks; NFC adds b79f07b [x86] regenerate checks; NFC adds b80a9d9 [BuildLibCalls] emitPutChar should infer function attributes [...] adds ee8b410 [AMDGPU] Add address space based alias analysis pass adds ac657a1 [LockFileManager] Reduce lock timeout adds c78bc91 Capitalize ArgListEntry fields. NFC. adds 11fdc78 Make library calls sensitive to regparm module flag (Fixes PR3997). adds a48f3f3 [ValueTracking] Add APInt::setSignBit and use it to replace O [...] adds 6012ab1 InitializePasses.h: Cleanup; NFC adds 6d61e5c CodeGen.cpp: Sort alphabetically; NFC adds 76900dd ExecutionDepsFix: Normalize names; NFC adds 8ff4fe4 ExecutionDepsFix: Let targets specialize the pass; NFC adds d184341 DebugCounters: Add API for setting/unsetting programatically. [...] adds 174f2f4 NewGVN: Fix PHI evaluation bug exposed by new verifier. We we [...] adds 14281a4 NewGVN: Greatly enhance the ability of the NewGVN verifier to [...] adds 99e866c [ValueTracking] Remove deadish code from computeKnownBitsAddSub. adds f4d5d39 [GVN] Fix accidental double storage of the function BasicBloc [...] adds bc40428 NewGVN: Remove dead code (for now) adds 27aadb1 NewGVN: Now that we have a better verifier, we can prove that [...] adds 6efc003 [Analysis] bitreverse(undef) returns undef adds 0a70890 [InstCombine] Use setHighBits/setLowBits/setBitsFrom in place [...] adds 05383db [MIR] Support Customed Register Mask and CSRs adds 5d845d7 Moving the test to x86 because other architectures do not sup [...] adds 2c46aa5 CalleeSavedRegister was removed from MIR and is recalculated [...] adds 4cd123a [MIR] Add triple to test that assumes it runs on windows. adds c1d1832 [MIR] Test assumes x64 windows calling convention upon printi [...] adds ad346a2 Enable stripping of multiple DILocation on !llvm.loop metadata adds 966ca1d Extract FindAvailablePtrLoadStore out of FindAvailableLoadedV [...] adds 2fc03c9 [JumpThreading] Perform phi-translation in SimplifyPartiallyR [...] adds 149f09b Remove unused arguments. NFCI adds 15605ca Correct a rebase mistake. adds e80b226 [CodeGen] Update hasSideEffects comment. NFC. adds 32431f2 [GlobalISel] Move method definition to the proper file. NFC. adds 1f669f9 [GlobalISel][AArch64] Split out cast select tests. NFC. adds 652ba98 [GlobalISel][AArch64] Add DBG_VALUE select test. NFC. adds c86e4bc [GlobalISel] Don't select trivially dead instructions. adds d009ba9 Fix MSVC warning: "switch statement contains 'default' but no [...] adds 33e1fb2 Fix constant folding of fp2int to large integers adds bc9cb1e [InstCombine] Use update_test_checks.py to regenerate a test. NFC adds 4131f92 [AVX-512] Handle kor/kand/kandn/kxor/kxnor/knot intrinsics at [...] adds 9534108 [InstCombine] Remove duplicate code in SimplifyDemandedUseBit [...] adds f030d6b Remove unnecessary IDom check adds 2d17f44 [APInt] Don't initialize VAL to 0 in APInt constructors. Push [...] adds b36778a [IR] Add missing copyright header. adds 21a749e [IR] Remove some unneeded includes from Operator.h and fix cp [...] adds 63f2656 [ConstantRange] Add setSizeSmallerThanOf method. adds 09aeefe [IR] Move a few static functions in Instruction class inline. adds e50788d Revert "[AMDGPU] Run always inliner early in opt" adds c74b180 Strip trailing whitespace adds 7d260e0 Strip trailing whitespace adds e2c895b Strip trailing whitespace adds c94df81 [sancov] Fix broken links and displaced coloring in coverage- [...] adds 957caa2 Use MutableArrayRef for APFloat::convertToInteger adds 0c1e456 [GlobalISel] Use the correct calling conv for calls adds 194f244 [AMDGPU][MC] Fix for Bugs 28200, 28202 + LIT tests adds 1111ea1 [tablegen][globalisel] Capture instructions into locals and r [...] adds d462f1a [Outliner] Remove output for offset range check adds 8e7da55 Templatize parts of VNCoercion, and add constant-only version [...] adds 61108a4 [Outliner] ACTUALLY remove the errs output adds c1813f2 [InstCombine] Print a debug message when we constant fold an [...] adds 361d156 [AMDGPU][MC] Fix for Bugs 28201, 28199, 28170 + LIT tests adds 68c97d3 Avoid potential ADL ambiguity between llvm::make_unique and s [...] adds e4a14c1 Use isa<> instead of dyn_cast<> (NFC). adds c7322da Updates branch_weights annotation for call instructions durin [...] adds 2291065 Support, LTO: When pruning a directory, ignore files matching [...] adds 80122f8 GlobalISel: allow quad-precision values to be dumped. adds 3993050 [WinEH] Adjust decision to emit SEH moves for leaf functions adds 56d588a Mention that the Sphinx docs build wants version 1.5 or later adds 1f1cffb Fix UB found by -Wtautological-undefined-compare adds b4a2b00 Add missing updated test from VN coercion changes. Instructio [...] adds f6fa4ce [AMDGPU] Run always inliner early in opt adds fea3022 [Hexagon] Recognize polynomial-modulo loop idiom again adds 3cd1f18 Try using llvm::errc, should hopefully fix version mismatch p [...] adds dae8f9a Fixed include order. NFCI. adds d3ffac8 Revert r298158. adds 1ae32f1 Add the rest of the error checking for Mach-O dyld compact bi [...] adds 653b423 Add test case for merging of chained stores of mismatched type. adds 7d6ca05 Explicitly add move constructor/assignment operators. adds fd60195 [X86] Clean up test/CodeGen/X86/2006-03-01-InstrSchedBug.ll adds f7acf05 [SCEV] Fix trip multiple calculation adds 3fd77c9 [Fuchsia] Use %gs for ABI slots under -mcmodel=kernel adds c6ad6fa Make implementation details in DwarfExpression protected. (NFC) adds fd23a12 Replace uses of DwarfExpression::addMachineReg* with addMachi [...] adds b38a51e GlobalISel: add implicit defs & uses when mutating an instruction. adds db4ce1d InstCombine: Check source value precision when reducing cast [...] adds 1f5f670 [x86] add tests for setcc of i128/i256; NFC adds a734e28 [ARM] Fix PR32130: Handle promotion of zero sized constants. adds e401055 Add a function to MD5 a file's contents. adds 254674a [Support] Fill the file_status struct with link count. adds 4355f36 [ARM] Revert r297443 and r297820. adds 9fe7c74 Revert "[Hexagon] Recognize polynomial-modulo loop idiom again" adds bbcc0db Fix evaluation of LLVM_DEFINITIONS adds 1853ec1 [SystemZ] Don't drop MO flags in foldMemoryOperandImpl() adds cf6aac6 [APInt] Add LLVM_READONLY to some methods. adds 995cf14 [APFloat] Tag the fltSemantic getter functions with LLVM_READNONE. adds de5c0c2 [GlobalISel] Translate shufflevector adds 8b2132a [ConstantFolding] Fix to prevent constant folding having to r [...] adds 92b0e9b [DAGTypeLegalizer] Handle widening truncate to vector of i1. adds c2eb9ef [GlobalISel] Move isTriviallyDead to Utils. NFC. adds 1ec8346 NFC. InstCombiner::visitFAdd extract LHSIntVal/RHSIntVal loca [...] adds 26b9b43 [DebugInfo][X86] Teach Optimize LEAs pass to handle debug values adds f885500 [ADMGPU] SDWA peephole optimization pass. adds b5adc93 [GlobalISel] Fix shufflevector tests adds 4b7cf6c [AMDGPU] Iterative scheduling infrastructure + minimal regist [...] adds 114c9e2 [X86][AVX] Tests showing missing SHUFPD + ZERO lowering adds abbd326 [x86] use PMOVMSK for vector-sized equality comparisons adds 1c3d706 [InstCombine] auto-generate better checks; NFC adds 656673e Test commit access adds 94612f1 [ARM] [Assembler] Support negative immediates for A32, T32 and T16 adds b8fa10f Fix shufpd test name. adds 0597e5e DAG: Fold bitcast/extract_vector_elt of undef to undef adds b216ff2 AMDGPU: Convert image intrinsic uses in tests adds b5f0660 AMDGPU: Fix asserting on 0 dmask for image intrinsics adds 3ba5a60 DwarfExpression: Defer emitting DWARF register operations unt [...] adds eb45ecd Don't compose DWARF expressions with multiple subregisters. adds 45fb365 AMDGPU: Fix not including v2i16/v2f16 in register class adds 6707770 Rename AttributeSet to AttributeList adds cae50ec [Hexagon] Add -march=hexagon to a testcase adds fe4c8da AMDGPU: Always use VGPR indexing on GFX9 adds 1f6c4f9 AMDGPU: Buffer descriptor changes for GFX9 adds 3b53072 Fix RST docs AttributeList heading underline adds 32a326f Recommit r298282 with fixes for memory allocation/deallocation adds 2a95895 Revert 298388 and 298389 because they broke some AMDGPU tests. adds 1f1b30a Use ProfileSummary:getProfileCount to get ScaledCount for Mod [...] adds 26ad506 Delete eol-style:native SVN property. adds 4a0582c [ARM] Recommit the glueless lowering of addc/adde in Thumb1, [...] adds 3a3ac30 [X86] Remove extra semicolon to placate GCC. NFCI. adds 1e509dc [X86][MS-compatability][llvm] allow MS TYPE/SIZE/LENGTH opera [...] adds 700f6ad [ADT] Add a version of llvm::join() that takes a range. adds 287fe25 Do not inline hot callsites for samplepgo in thinlto compile phase. adds 3479ed6 Let llvm.objectsize be conservative with null pointers adds 0be9db9 [InstCombine] regenerate checks; NFC adds bf2f394 Remove eol-style:native from StringMap.h adds 26bdd1d Improve StringMap iterator support. adds 53bbec9 Fix clang errors caused by StringMap iterator changes. adds 07435f1 GlobalISel: widen booleans by zero-extending to a byte. adds 123d0b8 Revert "Improve StringMap iterator support." adds d706d03 AMDGPU: Mark all unspecified CC functions in tests as amdgpu_kernel adds 9c890fc SplitKit: Fix subreg copy related problems adds dc55587 AMDGPU: Rename SI_RETURN adds 9be3bb9 GlobalISel: respect BooleanContents when extending i1. adds 956477d AMDGPU: Remove hasSideEffects from SI_RETURN_TO_EPILOG adds a28580d [IR] Remove validAlignment and validPointer methods DataLayou [...] adds de65337 [GlobalISel] Don't translate br to layout successor. adds a4a05c5 [GlobalISel] Update DBG_VALUEs referencing DCE'd instructions. adds d10b8de Resubmit "Improve StringMap iterator support." adds 5fead02 Make test more robust adds 5b1a3cb DwarfExpression: Defer emitting DWARF register operations unt [...] adds a284ce2 Don't compose DWARF expressions with multiple subregisters. adds 1b722a4 [GlobalISel]: Create VREGs for ConstantInt args adds 3c488ca [codeview] Use separate records for LF_SUBSTR_LIST and LF_ARGLIST adds 2612791 [InstCombine] Teach SimplifyDemandedUseBits to shrink Constan [...] adds 81e6d00 lit: remove python2-isms adds 767f8dd [ScalarEvolution] Predicate implication from operations adds 122028f Revert "[ARM] Recommit the glueless lowering of addc/adde in [...] adds 23d3b2f [SystemZ] Don't drop any operands in expandZExtPseudo() adds 9121f7e [X86] Remove an unused function from release builds. Reported [...] adds 5b64d78 [ValueTracking] use setLowBits/setHighBits/setBitsFrom to rep [...] adds f448321 [ValueTracking] Make sure we keep range metadata information [...] adds 84c3daf Revert "[ScalarEvolution] Predicate implication from operations" adds 490efde [X86] Remove unnecessary duplicate code (PR30649). NFCI. adds ef253e2 r286814 resulted that CallPenalty can be subtracted twice: - [...] adds f7a3695 [X86] Add multiply by constant tests (PR28513) adds 9570208 [CMake] Use variable interpolation instead of string concatenation adds 6176e44 [AMDGPU][MC] Fix for Bug 28204 + LIT tests adds 354d235 Produce INIT_ARRAY for sections named .init_array.* adds e67048a Set the default type for .bss.foo. adds 3058248 Add default typo to .tbss.* adds 677bddb [ARM] t2_so_imm_neg had a subtle bug in the conversion, and c [...] adds 2811bb8 Make home_directory look in the password database in addition [...] adds c5caccf Make the home_directory test a little more resilient. adds 79ea811 Fix PR32298 by adding an early exit to getFrameIndexExprs(). adds cdd1430 [InstCombine] canonicalize insertelement of scalar constant a [...] adds 873f835 Fix testcase on windows. adds 9c7f94f Rename helper functions in DwarfExpression to be less mislead [...] adds fbf2dad Document the status quo of DIExpression semantics in LangRef.rst adds 49df148 IR: Fix a race condition in type id clients of ModuleSummaryIndex. adds e53e585 IPO: Const correctness for summaries passed into passes. adds 2b66aee Preserve nonnull metadata on Loads through SROA & mem2reg. adds 6cde877 [LVI] Add an LVI printer pass to capture test LVI cache after [...] adds 5db3fb7 [libFuzzer] add two experimental flags to make corpus merging [...] adds 0010ede c++filt: support COFF import thunks adds bc72a21 [AMDGPU] Fix bug 31610 adds 1c4f185 [AMDGPU] Restructure code object metadata creation - Rename [...] adds 2a46794 [x86] improve tests, add tests, auto-generate checks; NFC adds 9e695dc Clean up some Subtarget uses and casts in the X86 backend, re [...] adds 93cb3da [AMDGPU] Emit kernel code properties as code object metadata [...] adds a539af9 [AMDGPU] Emit kernel debug properties as code object metadata adds ec8ade8 [ARM] simplifying t2_so_imm_neg as suggested by Eli Friedman [...] adds f49ec0f [AMDGPU] Do not emit isa info as code object metadata - It [...] adds 8e3da3b Reapply r298417 "[ARM] Recommit the glueless lowering of addc [...] adds c2a07e2 [AArch64] Drive-by cleanup, make this code shorter. NFCI. adds f20bf72 [codeview] Move type index remapping logic to type merger adds b67347f [ARM] Reduce code duplication by factoring out in a lambda. NFCI. adds a3bd80e [IR] Mark Use::getUser and Use::getImpliedUse as LLVM_READONLY. adds ba5e420 [IR] Use a binary search in DataLayout::getAlignmentInfo adds fe5b80b [ValueTracking] Use setAllBits/setSignBit/setLowBits/setHighB [...] adds 31f7be5 [ValueTracking] Use APInt::isNegative instead of using operat [...] adds 414ca07 [X86][TD][vpmovm2 ] New TD pattern for the vpmovm2 instruction adds d0885af [GlobalISel][X86] clang-format. NFC adds 2e589bb [X86][SSE] Add computeNumSignBits test for sitofp of (extende [...] adds 8ee8b3b [Mips] Fix for decoding DINS instruction - disassembler adds bec15f2 [X86][SSE] Tidyup canWidenShuffleElements. NFCI. adds 75d0a5b [Mips] Emit the correct DINS variant adds 416795a X86FixupBWInsts: Minor cleanup. NFC adds b9056a6 Do not set branch weight if the branch weight annotation is present. adds be249ed Do not polute the source directory. adds ed770d4 [SDAG] Fix zeroExtend assertion error adds 6a1a59e [GlobalISel][X86] Support G_STORE/G_LOAD operation adds 99f73dd Add option to control whether llvm-pdbdump outputs in color adds 9b7e7ec [x86] add memcmp tests, remove run adds cdcf70c [WebAssembly] Fix import type to be signed LEBs adds 9efd978 [PPC] Add generated tests for all atomic operations adds 49901e7 [LV] Delete unneeded scalar GEP creation code adds de4fa98 [X86][SSE] Extract elements from narrower shuffle masks. adds 77a842c [LV] Vectorize GEPs adds 83cc1fc Re-land: Make NativeExeSymbol a concrete subclass of NativeR [...] adds cdc303e [ARM] Fix computeKnownBits for ARMISD::CMOV adds 89441d7 Fix build break after r298623 adds 95ca5b5 Somehow this still breaks because of ANSI color codes in test [...] adds 415d5ca Remove unused X86Subtarget argument from getOnesVector. adds 7322394 Remove the subtarget argument from LowerFP_TO_INT since there [...] adds dca4868 test commit adds c4fa083 revert test commit r298629 adds d59827d Model ashr(shl(x, n), m) as mul(x, 2^(n-m)) when n > m adds 5d2b264 [X86] Fix Stale SDNode use in X86ISelDAGtoDAG adds 193628a Kill some trailing whitespace to make some new changes a bit easier. adds 08d0e94 [ThinLTO] Add support for emitting minimized bitcode for thin link adds 3ae0a79 [LVIPrinterPass] Print LVI info for function arguments adds a1c1557 [LV] Add regression test for r297610 adds 5787d18 Zero-Initialize PrevInstBB when entering a new MachineFunction. adds 36bb50f LLVM Changes for alloc_align adds 24cd06b [InstCombine] Remove some code from visitAnd that dealt with [...] adds 496710d Remove unnecessary use of std::result_of, which is deprecated [...] adds 42740ce Disable loop unrolling and icp in SamplePGO ThinLTO compile phase adds 20547ed [Outliner] Fix compile-time overhead for candidate choice adds 8e0e073 [PDB] Use two DBs when dumping the IPI stream adds fad096f [Outliner] Remove unused lambda capture. adds 2884223 Move spill size and alignment info from MC to TargetRegisterInfo adds 3d91fe7 [CMake] Provide an option to disable runtimes build adds 550e23d [libFuzzer] create experimental support for user-provided cov [...] adds cfb0063 [Hexagon] Avoid infinite loops in HexagonLoopIdiomRecognition adds 261eb1f Use isFunctionHotInCallGraph to set the function section prefix. adds 69af69a [MetaRenamer] Don't rename library functions. adds f62637a Set the prof weight correctly for call instructions in DeadAr [...] adds a68ea00 Fix trellis layout to avoid mis-identify triangle. adds bef4d67 [sancov] Don't instrument blocks with no insertion point adds 26b2e95 Fix a bug when emitting debug info for partially constant glo [...] adds 77bbb63 Refactor code to reduce indentation and improve readability. (NFC) adds ce68a40 [libFuzzer] fix non-linux build adds 300f834 [libFuzzer] increase kFeatureSetSize to 2^21 and make InputCo [...] adds 3519a8a [libFuzzer] split two tests to get more parallelism in test runs adds 39c17c7 [AVR] Fix build after r298178 adds 85005dd [CMake] Support single target builtins build on Darwin adds 97ba147 [InstCombine] Fix 80 column violation I accidentally introduced. NFC adds 5382346 [InstCombine] Use range-based for loop. NFC adds d738e6a [ValueTracking] Convert more places to use setHighBits/setLow [...] adds fdd2b65 NewGVN: Fix PR32403 - Handling of undef in phis was not quite [...] adds 8a6bd3f [ValueTracking] Use uint64_t for CarryIn in computeKnownBitsA [...] adds 8229f1d [ScalarEvolution] Re-enable Predicate implication from operations adds 12e2dcc NewGVN: Small cleanup of useless expression deletion, and don [...] adds 38c9e29 NewGVN: Small cleanup of two dominance related functions to m [...] adds a7af2e0 Revert "[ScalarEvolution] Re-enable Predicate implication fro [...] new 5f6bfbd Updating branches/google/stable to r298696

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: CMakeLists.txt | 12 +- cmake/config-ix.cmake | 2 +- cmake/modules/HandleLLVMOptions.cmake | 334 +- docs/CommandGuide/llvm-profdata.rst | 4 + docs/GettingStarted.rst | 3 +- docs/HowToUseAttributes.rst | 35 +- docs/LangRef.rst | 72 +- include/llvm/ADT/APFloat.h | 34 +- include/llvm/ADT/APInt.h | 27 +- include/llvm/ADT/ArrayRef.h | 12 + include/llvm/ADT/PostOrderIterator.h | 4 + include/llvm/ADT/STLExtras.h | 10 +- include/llvm/ADT/StringExtras.h | 7 + include/llvm/ADT/StringMap.h | 110 +- include/llvm/Analysis/LazyValueInfo.h | 3 + include/llvm/Analysis/Loads.h | 28 + include/llvm/Analysis/MemoryBuiltins.h | 43 +- include/llvm/Analysis/ProfileSummaryInfo.h | 4 + include/llvm/Analysis/ScalarEvolution.h | 13 +- include/llvm/Analysis/TargetTransformInfo.h | 31 +- include/llvm/Analysis/TargetTransformInfoImpl.h | 5 +- include/llvm/Bitcode/BitcodeWriter.h | 19 +- include/llvm/CodeGen/AsmPrinter.h | 2 +- include/llvm/CodeGen/BasicTTIImpl.h | 78 +- include/llvm/CodeGen/CommandFlags.h | 26 +- include/llvm/CodeGen/ExecutionDepsFix.h | 221 + include/llvm/CodeGen/FastISel.h | 28 +- include/llvm/CodeGen/GlobalISel/CallLowering.h | 4 +- include/llvm/CodeGen/GlobalISel/IRTranslator.h | 26 +- include/llvm/CodeGen/GlobalISel/Utils.h | 4 + include/llvm/CodeGen/ISDOpcodes.h | 16 +- include/llvm/CodeGen/MIRYamlMapping.h | 2 + include/llvm/CodeGen/MachineFunction.h | 5 +- include/llvm/CodeGen/MachineOperand.h | 6 + include/llvm/CodeGen/MachineRegisterInfo.h | 28 +- include/llvm/CodeGen/Passes.h | 8 - include/llvm/CodeGen/RegisterClassInfo.h | 13 +- include/llvm/CodeGen/SelectionDAG.h | 3 + include/llvm/CodeGen/SlotIndexes.h | 22 +- include/llvm/DebugInfo/CodeView/Formatters.h | 4 + include/llvm/DebugInfo/CodeView/TypeDumpVisitor.h | 14 + include/llvm/DebugInfo/CodeView/TypeRecord.h | 138 +- include/llvm/DebugInfo/CodeView/TypeRecords.def | 4 +- .../llvm/DebugInfo/PDB/Native/DbiStreamBuilder.h | 17 +- include/llvm/DebugInfo/PDB/Native/Formatters.h | 52 + include/llvm/DebugInfo/PDB/Native/InfoStream.h | 12 + .../llvm/DebugInfo/PDB/Native/InfoStreamBuilder.h | 2 + include/llvm/DebugInfo/PDB/Native/ModInfoBuilder.h | 74 + include/llvm/DebugInfo/PDB/Native/NamedStreamMap.h | 1 + .../DebugInfo/PDB/Native/NativeCompilandSymbol.h | 35 + .../llvm/DebugInfo/PDB/Native/NativeEnumModules.h | 41 + include/llvm/DebugInfo/PDB/Native/RawConstants.h | 16 + include/llvm/DebugInfo/PDB/Native/RawError.h | 1 + include/llvm/DebugInfo/PDB/Native/RawTypes.h | 4 + include/llvm/DebugInfo/PDB/Native/StringTable.h | 9 +- include/llvm/IR/Argument.h | 26 +- include/llvm/IR/Attributes.h | 146 +- include/llvm/IR/CallSite.h | 4 +- include/llvm/IR/ConstantRange.h | 4 + include/llvm/IR/DataLayout.h | 39 +- include/llvm/IR/Function.h | 81 +- include/llvm/IR/GlobalObject.h | 13 +- include/llvm/IR/IRBuilder.h | 77 +- include/llvm/IR/Instruction.h | 27 +- include/llvm/IR/Instructions.h | 84 +- include/llvm/IR/Intrinsics.h | 4 +- include/llvm/IR/Intrinsics.td | 3 +- include/llvm/IR/IntrinsicsAMDGPU.td | 36 + include/llvm/IR/LLVMContext.h | 1 + include/llvm/IR/Module.h | 9 +- include/llvm/IR/ModuleSummaryIndex.h | 39 +- include/llvm/IR/Operator.h | 2 - include/llvm/IR/PassManagerInternal.h | 2 +- include/llvm/IR/PredIteratorCache.h | 14 +- include/llvm/IR/Statepoint.h | 2 +- include/llvm/IR/Use.h | 4 +- include/llvm/InitializePasses.h | 117 +- include/llvm/LTO/Caching.h | 11 +- include/llvm/LTO/LTOBackend.h | 2 +- include/llvm/LTO/legacy/ThinLTOCodeGenerator.h | 11 +- include/llvm/MC/MCContext.h | 8 +- include/llvm/MC/MCRegisterInfo.h | 9 - include/llvm/MC/MCSectionELF.h | 11 +- include/llvm/MC/MCSymbolWasm.h | 15 +- include/llvm/Object/MachO.h | 111 +- include/llvm/Object/ModuleSummaryIndexObjectFile.h | 7 +- include/llvm/ProfileData/InstrProf.h | 8 + include/llvm/ProfileData/InstrProfData.inc | 17 +- include/llvm/ProfileData/SampleProfReader.h | 7 +- include/llvm/Support/BinaryStreamWriter.h | 1 + include/llvm/Support/CachePruning.h | 79 +- include/llvm/Support/CommandLine.h | 5 +- include/llvm/Support/DebugCounter.h | 31 +- include/llvm/Support/FileSystem.h | 62 +- include/llvm/Support/LEB128.h | 32 +- include/llvm/Support/MD5.h | 36 +- include/llvm/Support/Path.h | 80 +- include/llvm/Support/Wasm.h | 29 +- include/llvm/Support/YAMLTraits.h | 15 +- include/llvm/Target/GenericOpcodes.td | 7 + .../llvm/Target/GlobalISel/SelectionDAGCompat.td | 6 + include/llvm/Target/GlobalISel/Target.td | 56 + include/llvm/Target/Target.td | 12 +- include/llvm/Target/TargetInstrInfo.h | 6 +- include/llvm/Target/TargetLowering.h | 80 +- include/llvm/Target/TargetOpcodes.def | 5 +- include/llvm/Target/TargetOptions.h | 15 +- include/llvm/Target/TargetRegisterInfo.h | 9 +- include/llvm/Target/TargetSchedule.td | 2 +- include/llvm/Target/TargetSelectionDAG.td | 1 + include/llvm/Transforms/IPO.h | 34 +- include/llvm/Transforms/IPO/PassManagerBuilder.h | 14 +- include/llvm/Transforms/InstrProfiling.h | 11 + include/llvm/Transforms/Scalar.h | 3 +- include/llvm/Transforms/Scalar/GVNExpression.h | 2 +- include/llvm/Transforms/Utils/BuildLibCalls.h | 4 +- include/llvm/Transforms/Utils/FunctionComparator.h | 2 +- include/llvm/Transforms/Utils/Local.h | 10 +- include/llvm/Transforms/Utils/VNCoercion.h | 14 +- lib/Analysis/Analysis.cpp | 1 + lib/Analysis/BasicAliasAnalysis.cpp | 4 +- lib/Analysis/ConstantFolding.cpp | 11 +- lib/Analysis/CostModel.cpp | 4 +- lib/Analysis/InlineCost.cpp | 2 +- lib/Analysis/LazyValueInfo.cpp | 114 +- lib/Analysis/Loads.cpp | 32 +- lib/Analysis/MemoryBuiltins.cpp | 40 +- lib/Analysis/ModuleSummaryAnalysis.cpp | 2 +- lib/Analysis/ProfileSummaryInfo.cpp | 38 + lib/Analysis/ScalarEvolution.cpp | 241 +- lib/Analysis/TargetTransformInfo.cpp | 12 +- lib/Analysis/ValueTracking.cpp | 150 +- lib/AsmParser/LLParser.cpp | 98 +- lib/AsmParser/LLParser.h | 12 +- lib/Bitcode/Reader/BitcodeReader.cpp | 28 +- lib/Bitcode/Writer/BitcodeWriter.cpp | 84 +- lib/Bitcode/Writer/ValueEnumerator.cpp | 4 +- lib/Bitcode/Writer/ValueEnumerator.h | 22 +- lib/CodeGen/AggressiveAntiDepBreaker.cpp | 3 +- lib/CodeGen/Analysis.cpp | 5 +- lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 21 +- lib/CodeGen/AsmPrinter/DIEHash.cpp | 12 +- lib/CodeGen/AsmPrinter/DebugHandlerBase.cpp | 1 + lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 168 +- lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 51 +- lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 244 +- lib/CodeGen/AsmPrinter/DwarfExpression.h | 122 +- lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 49 +- lib/CodeGen/AsmPrinter/WinException.cpp | 4 +- lib/CodeGen/AtomicExpandPass.cpp | 4 +- lib/CodeGen/BranchFolding.cpp | 75 +- lib/CodeGen/BranchFolding.h | 41 + lib/CodeGen/CodeGen.cpp | 12 +- lib/CodeGen/CodeGenPrepare.cpp | 260 +- lib/CodeGen/CriticalAntiDepBreaker.cpp | 3 +- lib/CodeGen/ExecutionDepsFix.cpp | 268 +- lib/CodeGen/GlobalISel/CallLowering.cpp | 6 +- lib/CodeGen/GlobalISel/IRTranslator.cpp | 118 +- lib/CodeGen/GlobalISel/InstructionSelect.cpp | 27 +- lib/CodeGen/GlobalISel/InstructionSelector.cpp | 21 + lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 27 +- lib/CodeGen/GlobalISel/Utils.cpp | 21 + lib/CodeGen/LivePhysRegs.cpp | 7 +- lib/CodeGen/MIRParser/MIParser.cpp | 34 +- lib/CodeGen/MIRParser/MIRParser.cpp | 38 +- lib/CodeGen/MIRPrinter.cpp | 44 +- lib/CodeGen/MachineBlockPlacement.cpp | 9 +- lib/CodeGen/MachineCombiner.cpp | 2 +- lib/CodeGen/MachineFunction.cpp | 4 +- lib/CodeGen/MachineInstr.cpp | 30 +- lib/CodeGen/MachineOutliner.cpp | 642 +- lib/CodeGen/MachinePipeliner.cpp | 6 +- lib/CodeGen/MachineRegisterInfo.cpp | 47 +- lib/CodeGen/PrologEpilogInserter.cpp | 2 +- lib/CodeGen/RegAllocPBQP.cpp | 2 +- lib/CodeGen/RegisterClassInfo.cpp | 23 +- lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 89 +- lib/CodeGen/SelectionDAG/FastISel.cpp | 36 +- lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 92 +- lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 41 +- lib/CodeGen/SelectionDAG/LegalizeTypes.cpp | 13 +- lib/CodeGen/SelectionDAG/LegalizeTypes.h | 8 + lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp | 29 +- lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 209 + lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 193 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 98 +- lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 1 + lib/CodeGen/SelectionDAG/TargetLowering.cpp | 78 +- lib/CodeGen/SlotIndexes.cpp | 42 + lib/CodeGen/SplitKit.cpp | 151 +- lib/CodeGen/SplitKit.h | 11 + lib/CodeGen/StackColoring.cpp | 6 +- lib/CodeGen/TargetFrameLoweringImpl.cpp | 2 +- lib/CodeGen/TargetLoweringBase.cpp | 13 +- lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 63 +- lib/CodeGen/TargetOptionsImpl.cpp | 8 - lib/CodeGen/VirtRegMap.cpp | 49 +- lib/DebugInfo/CodeView/CMakeLists.txt | 1 - lib/DebugInfo/CodeView/SymbolDumper.cpp | 4 +- lib/DebugInfo/CodeView/TypeDatabaseVisitor.cpp | 16 + lib/DebugInfo/CodeView/TypeDumpVisitor.cpp | 28 +- lib/DebugInfo/CodeView/TypeRecord.cpp | 213 - lib/DebugInfo/CodeView/TypeRecordMapping.cpp | 18 +- lib/DebugInfo/CodeView/TypeStreamMerger.cpp | 246 +- lib/DebugInfo/PDB/CMakeLists.txt | 3 + lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 111 +- lib/DebugInfo/PDB/Native/InfoStream.cpp | 47 +- lib/DebugInfo/PDB/Native/InfoStreamBuilder.cpp | 17 +- lib/DebugInfo/PDB/Native/ModInfoBuilder.cpp | 136 + lib/DebugInfo/PDB/Native/NamedStreamMap.cpp | 2 + lib/DebugInfo/PDB/Native/NativeCompilandSymbol.cpp | 43 + lib/DebugInfo/PDB/Native/NativeEnumModules.cpp | 52 + lib/DebugInfo/PDB/Native/NativeRawSymbol.cpp | 21 +- lib/DebugInfo/PDB/Native/RawError.cpp | 2 + lib/DebugInfo/PDB/Native/StringTable.cpp | 13 +- lib/ExecutionEngine/ExecutionEngine.cpp | 18 +- lib/ExecutionEngine/ExecutionEngineBindings.cpp | 2 +- lib/Fuzzer/CMakeLists.txt | 1 + lib/Fuzzer/FuzzerCorpus.h | 17 +- lib/Fuzzer/FuzzerDefs.h | 17 +- lib/Fuzzer/FuzzerDriver.cpp | 95 +- lib/Fuzzer/FuzzerExtFunctions.def | 2 +- lib/Fuzzer/FuzzerExtraCounters.cpp | 41 + lib/Fuzzer/FuzzerFlags.def | 8 + lib/Fuzzer/FuzzerInternal.h | 33 +- lib/Fuzzer/FuzzerLoop.cpp | 129 +- lib/Fuzzer/FuzzerMerge.cpp | 60 +- lib/Fuzzer/FuzzerMerge.h | 12 +- lib/Fuzzer/FuzzerTracePC.cpp | 13 +- lib/Fuzzer/FuzzerTracePC.h | 70 +- lib/Fuzzer/FuzzerValueBitMap.h | 2 +- lib/Fuzzer/afl/afl_driver.cpp | 7 + lib/Fuzzer/test/CMakeLists.txt | 2 + lib/Fuzzer/test/FuzzerUnittest.cpp | 43 +- lib/Fuzzer/test/TableLookupTest.cpp | 45 + lib/Fuzzer/test/TwoDifferentBugsTest.cpp | 22 + lib/Fuzzer/test/disable-leaks.test | 4 + lib/Fuzzer/test/equivalence-signals.test | 9 + lib/Fuzzer/test/equivalence.test | 10 - lib/Fuzzer/test/extra-counters.test | 6 + lib/Fuzzer/test/fuzzer-leak.test | 2 - lib/Fuzzer/test/merge-summary.test | 15 + lib/Fuzzer/test/value-profile-mem.test | 2 +- lib/IR/AsmWriter.cpp | 81 +- lib/IR/AttributeImpl.h | 24 +- lib/IR/AttributeSetNode.h | 9 +- lib/IR/Attributes.cpp | 313 +- lib/IR/AutoUpgrade.cpp | 19 +- lib/IR/ConstantFold.cpp | 9 +- lib/IR/ConstantRange.cpp | 34 +- lib/IR/Core.cpp | 32 +- lib/IR/DataLayout.cpp | 111 +- lib/IR/DebugInfo.cpp | 23 +- lib/IR/Function.cpp | 142 +- lib/IR/Globals.cpp | 12 - lib/IR/Instruction.cpp | 77 +- lib/IR/Instructions.cpp | 36 +- lib/IR/LLVMContext.cpp | 1 + lib/IR/LLVMContextImpl.cpp | 7 +- lib/IR/LLVMContextImpl.h | 2 +- lib/IR/Module.cpp | 24 +- lib/IR/Operator.cpp | 14 + lib/IR/Statepoint.cpp | 7 +- lib/IR/Value.cpp | 2 +- lib/IR/Verifier.cpp | 93 +- lib/LTO/Caching.cpp | 76 +- lib/LTO/LTOBackend.cpp | 19 +- lib/LTO/ThinLTOCodeGenerator.cpp | 11 +- lib/MC/ELFObjectWriter.cpp | 14 +- lib/MC/MCContext.cpp | 14 +- lib/MC/MCELFStreamer.cpp | 2 +- lib/MC/MCMachOStreamer.cpp | 2 +- lib/MC/MCObjectStreamer.cpp | 1 + lib/MC/MCParser/ELFAsmParser.cpp | 34 +- lib/MC/MCSectionELF.cpp | 8 + lib/MC/WasmObjectWriter.cpp | 79 +- lib/Object/ArchiveWriter.cpp | 9 +- lib/Object/MachOObjectFile.cpp | 435 +- lib/Object/ModuleSummaryIndexObjectFile.cpp | 9 +- lib/ProfileData/InstrProf.cpp | 11 + lib/Support/APFloat.cpp | 73 +- lib/Support/APInt.cpp | 7 +- lib/Support/BinaryStreamWriter.cpp | 9 + lib/Support/CachePruning.cpp | 97 +- lib/Support/CommandLine.cpp | 51 +- lib/Support/LockFileManager.cpp | 6 +- lib/Support/MD5.cpp | 14 +- lib/Support/Path.cpp | 468 +- lib/Support/Unix/Path.inc | 41 +- lib/Support/Windows/Path.inc | 54 +- lib/Support/YAMLTraits.cpp | 17 +- lib/Target/AArch64/AArch64CallLowering.cpp | 10 +- lib/Target/AArch64/AArch64CallLowering.h | 4 +- lib/Target/AArch64/AArch64FrameLowering.cpp | 2 +- lib/Target/AArch64/AArch64ISelLowering.cpp | 15 +- lib/Target/AArch64/AArch64ISelLowering.h | 2 +- lib/Target/AArch64/AArch64InstrFormats.td | 8 + lib/Target/AArch64/AArch64InstrInfo.cpp | 289 +- lib/Target/AArch64/AArch64InstrInfo.h | 36 +- lib/Target/AArch64/AArch64InstructionSelector.cpp | 61 +- lib/Target/AArch64/AArch64InstructionSelector.h | 14 + lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp | 21 +- lib/Target/AArch64/AArch64SelectionDAGInfo.cpp | 14 +- lib/Target/AMDGPU/AMDGPU.h | 7 + lib/Target/AMDGPU/AMDGPU.td | 2 +- lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp | 117 + lib/Target/AMDGPU/AMDGPUAliasAnalysis.h | 86 + lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 114 +- lib/Target/AMDGPU/AMDGPUAsmPrinter.h | 16 +- lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 5 +- lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 27 +- lib/Target/AMDGPU/AMDGPUISelLowering.h | 23 +- lib/Target/AMDGPU/AMDGPUInstrInfo.td | 36 +- lib/Target/AMDGPU/AMDGPUIntrinsicInfo.cpp | 13 +- lib/Target/AMDGPU/AMDGPUMCInstLower.cpp | 9 +- lib/Target/AMDGPU/AMDGPUPTNote.h | 4 +- lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 10 +- lib/Target/AMDGPU/AMDGPURuntimeMetadata.h | 290 - lib/Target/AMDGPU/AMDGPUSubtarget.h | 10 + lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 54 + lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 182 +- lib/Target/AMDGPU/CMakeLists.txt | 5 + lib/Target/AMDGPU/EvergreenInstructions.td | 2 +- lib/Target/AMDGPU/GCNHazardRecognizer.cpp | 33 +- lib/Target/AMDGPU/GCNHazardRecognizer.h | 1 + lib/Target/AMDGPU/GCNIterativeScheduler.cpp | 528 ++ lib/Target/AMDGPU/GCNIterativeScheduler.h | 118 + lib/Target/AMDGPU/GCNMinRegStrategy.cpp | 266 + lib/Target/AMDGPU/GCNRegPressure.cpp | 355 + lib/Target/AMDGPU/GCNRegPressure.h | 170 + lib/Target/AMDGPU/GCNSchedStrategy.cpp | 4 +- lib/Target/AMDGPU/GCNSchedStrategy.h | 2 + .../AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp | 25 +- .../AMDGPU/MCTargetDesc/AMDGPUCodeObjectMetadata.h | 422 + .../AMDGPUCodeObjectMetadataStreamer.cpp | 621 ++ .../AMDGPUCodeObjectMetadataStreamer.h | 97 + lib/Target/AMDGPU/MCTargetDesc/AMDGPURuntimeMD.cpp | 470 - lib/Target/AMDGPU/MCTargetDesc/AMDGPURuntimeMD.h | 33 - .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 63 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h | 36 +- lib/Target/AMDGPU/MCTargetDesc/CMakeLists.txt | 7 +- lib/Target/AMDGPU/R600InstrInfo.cpp | 4 +- lib/Target/AMDGPU/R600InstrInfo.h | 4 +- lib/Target/AMDGPU/SIAnnotateControlFlow.cpp | 131 +- lib/Target/AMDGPU/SIISelLowering.cpp | 134 +- lib/Target/AMDGPU/SIISelLowering.h | 10 +- lib/Target/AMDGPU/SIInsertSkips.cpp | 4 +- lib/Target/AMDGPU/SIInsertWaits.cpp | 4 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 20 +- lib/Target/AMDGPU/SIInstrInfo.h | 11 + lib/Target/AMDGPU/SIInstrInfo.td | 9 + lib/Target/AMDGPU/SIInstructions.td | 31 +- lib/Target/AMDGPU/SIIntrinsics.td | 18 - lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 692 ++ lib/Target/AMDGPU/SIRegisterInfo.td | 2 +- lib/Target/AMDGPU/VOP1Instructions.td | 2 +- lib/Target/AMDGPU/VOP3Instructions.td | 30 +- lib/Target/AMDGPU/VOPInstructions.td | 2 +- lib/Target/ARM/ARM.td | 6 + lib/Target/ARM/ARMBaseInstrInfo.cpp | 31 +- lib/Target/ARM/ARMBaseInstrInfo.h | 2 - lib/Target/ARM/ARMCallLowering.cpp | 12 +- lib/Target/ARM/ARMCallLowering.h | 4 +- lib/Target/ARM/ARMConstantIslandPass.cpp | 10 +- lib/Target/ARM/ARMExpandPseudoInsts.cpp | 1 + lib/Target/ARM/ARMISelDAGToDAG.cpp | 199 - lib/Target/ARM/ARMISelLowering.cpp | 281 +- lib/Target/ARM/ARMISelLowering.h | 6 + lib/Target/ARM/ARMInstrFormats.td | 9 + lib/Target/ARM/ARMInstrInfo.td | 126 +- lib/Target/ARM/ARMInstrNEON.td | 11 + lib/Target/ARM/ARMInstrThumb.td | 35 +- lib/Target/ARM/ARMInstrThumb2.td | 105 +- lib/Target/ARM/ARMInstrVFP.td | 5 +- lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 30 +- lib/Target/ARM/ARMScheduleSwift.td | 8 +- lib/Target/ARM/ARMSelectionDAGInfo.cpp | 39 +- lib/Target/ARM/ARMSubtarget.h | 4 + lib/Target/ARM/ARMTargetMachine.cpp | 21 +- lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 33 +- lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp | 2 +- lib/Target/ARM/MCTargetDesc/ARMELFStreamer.cpp | 3 +- lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp | 30 +- lib/Target/AVR/AVRISelLowering.cpp | 23 +- lib/Target/AVR/AVRInstrumentFunctions.cpp | 2 +- lib/Target/Hexagon/HexagonBitTracker.cpp | 2 +- lib/Target/Hexagon/HexagonEarlyIfConv.cpp | 2 +- lib/Target/Hexagon/HexagonLoopIdiomRecognition.cpp | 757 +- lib/Target/Hexagon/HexagonSelectionDAGInfo.cpp | 11 +- lib/Target/Hexagon/HexagonTargetMachine.cpp | 6 +- .../Hexagon/MCTargetDesc/HexagonShuffler.cpp | 5 +- lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp | 2 +- .../Lanai/MCTargetDesc/LanaiMCCodeEmitter.cpp | 6 +- lib/Target/Mips/Disassembler/MipsDisassembler.cpp | 9 +- lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp | 19 +- lib/Target/Mips/Mips16HardFloat.cpp | 16 +- lib/Target/Mips/Mips64InstrInfo.td | 63 +- lib/Target/Mips/MipsISelLowering.cpp | 147 +- lib/Target/Mips/MipsISelLowering.h | 1 + lib/Target/Mips/MipsInstrInfo.td | 5 + lib/Target/Mips/MipsOs16.cpp | 2 +- lib/Target/Mips/MipsSEISelDAGToDAG.cpp | 2 +- lib/Target/Mips/MipsSEISelLowering.cpp | 3 +- lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 2 +- lib/Target/NVPTX/NVPTXISelLowering.cpp | 2 +- lib/Target/PowerPC/PPCISelLowering.cpp | 35 +- lib/Target/PowerPC/PPCInstrVSX.td | 12 + lib/Target/Sparc/SparcISelLowering.cpp | 4 +- lib/Target/SystemZ/SystemZInstrInfo.cpp | 56 +- lib/Target/SystemZ/SystemZInstrInfo.h | 12 +- lib/Target/TargetMachine.cpp | 1 - .../MCTargetDesc/WebAssemblyMCTargetDesc.cpp | 10 +- .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 42 +- .../MCTargetDesc/WebAssemblyTargetStreamer.cpp | 28 +- .../MCTargetDesc/WebAssemblyTargetStreamer.h | 4 + lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 4 +- lib/Target/WebAssembly/WebAssemblyISelLowering.cpp | 3 +- lib/Target/WebAssembly/WebAssemblyISelLowering.h | 2 +- .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 21 +- lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp | 36 +- .../WebAssemblyRuntimeLibcallSignatures.cpp | 358 +- .../WebAssemblyRuntimeLibcallSignatures.h | 9 +- lib/Target/X86/AsmParser/X86AsmParser.cpp | 105 +- .../X86/Disassembler/X86DisassemblerDecoder.cpp | 5 - lib/Target/X86/X86CallLowering.cpp | 25 +- lib/Target/X86/X86FixupBWInsts.cpp | 49 +- lib/Target/X86/X86FrameLowering.cpp | 103 +- lib/Target/X86/X86GenRegisterBankInfo.def | 26 +- lib/Target/X86/X86ISelDAGToDAG.cpp | 4 +- lib/Target/X86/X86ISelLowering.cpp | 405 +- lib/Target/X86/X86ISelLowering.h | 14 +- lib/Target/X86/X86InstrAVX512.td | 135 +- lib/Target/X86/X86InstrCompiler.td | 10 +- lib/Target/X86/X86InstrFMA.td | 16 +- lib/Target/X86/X86InstrFragmentsSIMD.td | 1 - lib/Target/X86/X86InstrInfo.cpp | 28 +- lib/Target/X86/X86InstrInfo.h | 2 - lib/Target/X86/X86InstrInfo.td | 1 - lib/Target/X86/X86InstrSSE.td | 80 +- lib/Target/X86/X86InstructionSelector.cpp | 117 +- lib/Target/X86/X86InstructionSelector.h | 16 +- lib/Target/X86/X86IntrinsicsInfo.h | 42 +- lib/Target/X86/X86LegalizerInfo.cpp | 40 +- lib/Target/X86/X86MachineFunctionInfo.cpp | 8 +- lib/Target/X86/X86OptimizeLEAs.cpp | 18 +- lib/Target/X86/X86RegisterBankInfo.cpp | 139 +- lib/Target/X86/X86RegisterBankInfo.h | 18 +- lib/Target/X86/X86RegisterInfo.cpp | 2 +- lib/Target/X86/X86SelectionDAGInfo.cpp | 10 +- lib/Target/X86/X86Subtarget.h | 4 +- lib/Target/X86/X86TargetMachine.cpp | 20 +- lib/Target/X86/X86TargetTransformInfo.cpp | 36 +- lib/Target/X86/X86TargetTransformInfo.h | 6 +- lib/Target/X86/X86VZeroUpper.cpp | 2 + lib/Target/XCore/XCoreFrameLowering.cpp | 2 +- lib/Target/XCore/XCoreISelLowering.cpp | 2 +- lib/Target/XCore/XCoreSelectionDAGInfo.cpp | 10 +- lib/Transforms/Coroutines/CoroElide.cpp | 2 +- lib/Transforms/Coroutines/CoroFrame.cpp | 2 +- lib/Transforms/Coroutines/CoroSplit.cpp | 10 +- lib/Transforms/Coroutines/Coroutines.cpp | 6 +- lib/Transforms/IPO/ArgumentPromotion.cpp | 36 +- lib/Transforms/IPO/DeadArgumentElimination.cpp | 77 +- lib/Transforms/IPO/FunctionAttrs.cpp | 31 +- lib/Transforms/IPO/FunctionImport.cpp | 9 + lib/Transforms/IPO/GlobalOpt.cpp | 2 +- lib/Transforms/IPO/InlineSimple.cpp | 8 +- lib/Transforms/IPO/Inliner.cpp | 8 +- lib/Transforms/IPO/LowerTypeTests.cpp | 69 +- lib/Transforms/IPO/MergeFunctions.cpp | 4 +- lib/Transforms/IPO/PassManagerBuilder.cpp | 30 +- lib/Transforms/IPO/SampleProfile.cpp | 8 +- lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 74 +- lib/Transforms/IPO/WholeProgramDevirt.cpp | 75 +- lib/Transforms/InstCombine/InstCombineAddSub.cpp | 20 +- lib/Transforms/InstCombine/InstCombineAndOrXor.cpp | 12 - lib/Transforms/InstCombine/InstCombineCalls.cpp | 70 +- lib/Transforms/InstCombine/InstCombineCasts.cpp | 20 +- lib/Transforms/InstCombine/InstCombineInternal.h | 6 +- .../InstCombine/InstCombineMulDivRem.cpp | 52 +- lib/Transforms/InstCombine/InstCombineSelect.cpp | 10 + .../InstCombine/InstCombineSimplifyDemanded.cpp | 36 +- .../InstCombine/InstCombineVectorOps.cpp | 33 + .../InstCombine/InstructionCombining.cpp | 12 +- .../Instrumentation/AddressSanitizer.cpp | 5 +- .../Instrumentation/DataFlowSanitizer.cpp | 63 +- .../Instrumentation/EfficiencySanitizer.cpp | 2 +- lib/Transforms/Instrumentation/InstrProfiling.cpp | 87 +- lib/Transforms/Instrumentation/MemorySanitizer.cpp | 14 +- .../Instrumentation/PGOInstrumentation.cpp | 175 +- .../Instrumentation/SanitizerCoverage.cpp | 5 + lib/Transforms/Instrumentation/ThreadSanitizer.cpp | 5 +- lib/Transforms/ObjCARC/ARCRuntimeEntryPoints.h | 14 +- lib/Transforms/Scalar/ADCE.cpp | 33 +- .../Scalar/CorrelatedValuePropagation.cpp | 2 +- lib/Transforms/Scalar/EarlyCSE.cpp | 43 +- lib/Transforms/Scalar/GVN.cpp | 19 +- lib/Transforms/Scalar/IndVarSimplify.cpp | 11 +- lib/Transforms/Scalar/JumpThreading.cpp | 51 +- lib/Transforms/Scalar/LoopUnswitch.cpp | 23 +- lib/Transforms/Scalar/MemCpyOptimizer.cpp | 11 + lib/Transforms/Scalar/NewGVN.cpp | 342 +- lib/Transforms/Scalar/PartiallyInlineLibCalls.cpp | 2 +- lib/Transforms/Scalar/RewriteStatepointsForGC.cpp | 38 +- lib/Transforms/Scalar/SROA.cpp | 4 + lib/Transforms/Scalar/Sink.cpp | 7 +- lib/Transforms/Utils/BuildLibCalls.cpp | 23 +- lib/Transforms/Utils/CloneFunction.cpp | 15 +- lib/Transforms/Utils/CodeExtractor.cpp | 4 +- lib/Transforms/Utils/Evaluator.cpp | 1 + lib/Transforms/Utils/FunctionComparator.cpp | 8 +- lib/Transforms/Utils/InlineFunction.cpp | 52 +- lib/Transforms/Utils/Local.cpp | 91 +- lib/Transforms/Utils/LoopUnrollPeel.cpp | 7 + lib/Transforms/Utils/MetaRenamer.cpp | 17 +- lib/Transforms/Utils/ModuleUtils.cpp | 4 +- lib/Transforms/Utils/PromoteMemoryToRegister.cpp | 57 +- lib/Transforms/Utils/SimplifyCFG.cpp | 35 +- lib/Transforms/Utils/SimplifyLibCalls.cpp | 4 +- lib/Transforms/Utils/VNCoercion.cpp | 177 +- lib/Transforms/Vectorize/BBVectorize.cpp | 60 +- lib/Transforms/Vectorize/LoopVectorize.cpp | 907 +- lib/Transforms/Vectorize/SLPVectorizer.cpp | 11 +- runtimes/CMakeLists.txt | 28 +- test/Analysis/ConstantFolding/timeout.ll | 73 + test/Analysis/CostModel/AMDGPU/add-sub.ll | 30 +- test/Analysis/CostModel/AMDGPU/bit-ops.ll | 12 +- test/Analysis/CostModel/AMDGPU/br.ll | 4 +- test/Analysis/CostModel/AMDGPU/extractelement.ll | 24 +- test/Analysis/CostModel/AMDGPU/fabs.ll | 18 +- test/Analysis/CostModel/AMDGPU/fadd.ll | 18 +- test/Analysis/CostModel/AMDGPU/fdiv.ll | 18 +- test/Analysis/CostModel/AMDGPU/fmul.ll | 18 +- test/Analysis/CostModel/AMDGPU/fsub.ll | 18 +- test/Analysis/CostModel/AMDGPU/insertelement.ll | 8 +- test/Analysis/CostModel/AMDGPU/mul.ll | 18 +- test/Analysis/CostModel/AMDGPU/shifts.ll | 12 +- .../CostModel/SystemZ/intrinsic-cost-crash.ll | 66 + test/Analysis/CostModel/X86/arith-fp.ll | 24 +- test/Analysis/CostModel/X86/bitreverse.ll | 52 +- .../DivergenceAnalysis/AMDGPU/intrinsics.ll | 2 +- .../DivergenceAnalysis/AMDGPU/no-return-blocks.ll | 2 +- .../AMDGPU/unreachable-loop-block.ll | 2 +- .../AMDGPU/workitem-intrinsics.ll | 10 +- .../LazyValueAnalysis/lvi-after-jumpthreading.ll | 84 + test/Analysis/ScalarEvolution/sext-mul.ll | 89 + test/Analysis/ScalarEvolution/sext-zero.ll | 39 + .../ScalarEvolution/tripmultiple_calculation.ll | 125 + test/Analysis/ScalarEvolution/zext-wrap.ll | 4 + test/Assembler/auto_upgrade_intrinsics.ll | 11 +- test/Bitcode/compatibility-4.0.ll | 1689 ++++ test/Bitcode/compatibility-4.0.ll.bc | Bin 0 -> 16400 bytes ...o-function-summary-callgraph-profile-summary.ll | 6 +- test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 8 + .../GlobalISel/arm64-instructionselect-xor.mir | 165 - .../AArch64/GlobalISel/arm64-instructionselect.mir | 2594 ------ .../AArch64/GlobalISel/arm64-irtranslator.ll | 227 +- test/CodeGen/AArch64/GlobalISel/dynamic-alloca.ll | 6 +- .../AArch64/GlobalISel/legalize-load-store.mir | 2 +- test/CodeGen/AArch64/GlobalISel/select-binop.mir | 1042 +++ test/CodeGen/AArch64/GlobalISel/select-bitcast.mir | 212 + test/CodeGen/AArch64/GlobalISel/select-br.mir | 71 + .../CodeGen/AArch64/GlobalISel/select-constant.mir | 77 + .../AArch64/GlobalISel/select-dbg-value.mir | 69 + .../CodeGen/AArch64/GlobalISel/select-fp-casts.mir | 478 + test/CodeGen/AArch64/GlobalISel/select-int-ext.mir | 222 + .../AArch64/GlobalISel/select-int-ptr-casts.mir | 150 + test/CodeGen/AArch64/GlobalISel/select-load.mir | 214 + .../CodeGen/AArch64/GlobalISel/select-property.mir | 21 + test/CodeGen/AArch64/GlobalISel/select-store.mir | 174 + test/CodeGen/AArch64/GlobalISel/select-trunc.mir | 81 + test/CodeGen/AArch64/GlobalISel/select-xor.mir | 165 + test/CodeGen/AArch64/GlobalISel/select.mir | 311 + test/CodeGen/AArch64/GlobalISel/translate-gep.ll | 4 +- .../AArch64/arm64-codegen-prepare-extload.ll | 15 +- test/CodeGen/AArch64/dag-numsignbits.ll | 33 + test/CodeGen/AArch64/ldst-opt-aa.mir | 30 + test/CodeGen/AArch64/machine-outliner.ll | 43 + test/CodeGen/AArch64/pr27816.ll | 48 + test/CodeGen/AArch64/prefixdata.ll | 29 + test/CodeGen/AMDGPU/32-bit-local-address-space.ll | 24 +- .../AMDGPU/GlobalISel/inst-select-load-flat.mir | 3 +- .../AMDGPU/GlobalISel/inst-select-load-smrd.mir | 21 +- .../AMDGPU/GlobalISel/inst-select-store-flat.mir | 2 +- test/CodeGen/AMDGPU/GlobalISel/regbankselect.mir | 6 +- test/CodeGen/AMDGPU/GlobalISel/smrd.ll | 12 +- test/CodeGen/AMDGPU/add-debug.ll | 2 +- test/CodeGen/AMDGPU/add.i16.ll | 16 +- test/CodeGen/AMDGPU/add.ll | 16 +- test/CodeGen/AMDGPU/add.v2i16.ll | 26 +- test/CodeGen/AMDGPU/add_i128.ll | 8 +- test/CodeGen/AMDGPU/add_i64.ll | 12 +- test/CodeGen/AMDGPU/addrspacecast-captured.ll | 6 +- test/CodeGen/AMDGPU/addrspacecast-constantexpr.ll | 28 +- test/CodeGen/AMDGPU/addrspacecast.ll | 32 +- test/CodeGen/AMDGPU/amdgcn.bitcast.ll | 22 +- test/CodeGen/AMDGPU/amdgcn.private-memory.ll | 2 +- test/CodeGen/AMDGPU/amdgpu-codegenprepare-fdiv.ll | 16 +- test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 54 +- .../amdgpu.work-item-intrinsics.deprecated.ll | 30 +- test/CodeGen/AMDGPU/and-gcn.ll | 2 +- test/CodeGen/AMDGPU/and.ll | 80 +- .../CodeGen/AMDGPU/annotate-kernel-features-hsa.ll | 100 +- test/CodeGen/AMDGPU/annotate-kernel-features.ll | 78 +- test/CodeGen/AMDGPU/anonymous-gv.ll | 4 +- test/CodeGen/AMDGPU/anyext.ll | 4 +- test/CodeGen/AMDGPU/array-ptr-calc-i32.ll | 2 +- test/CodeGen/AMDGPU/array-ptr-calc-i64.ll | 2 +- test/CodeGen/AMDGPU/ashr.v2i16.ll | 16 +- test/CodeGen/AMDGPU/atomic_cmp_swap_local.ll | 10 +- test/CodeGen/AMDGPU/atomic_load_add.ll | 8 +- test/CodeGen/AMDGPU/atomic_load_sub.ll | 8 +- .../AMDGPU/attr-amdgpu-flat-work-group-size.ll | 8 +- test/CodeGen/AMDGPU/attr-amdgpu-num-sgpr.ll | 6 +- test/CodeGen/AMDGPU/attr-amdgpu-num-vgpr.ll | 2 +- test/CodeGen/AMDGPU/attr-amdgpu-waves-per-eu.ll | 20 +- test/CodeGen/AMDGPU/attr-unparseable.ll | 16 +- test/CodeGen/AMDGPU/basic-branch.ll | 4 +- test/CodeGen/AMDGPU/basic-loop.ll | 2 +- test/CodeGen/AMDGPU/bfe-patterns.ll | 16 +- test/CodeGen/AMDGPU/bfe_uint.ll | 4 +- test/CodeGen/AMDGPU/bfi_int.ll | 6 +- test/CodeGen/AMDGPU/bfm.ll | 4 +- test/CodeGen/AMDGPU/bitcast-vector-extract.ll | 32 +- .../CodeGen/AMDGPU/bitreverse-inline-immediates.ll | 54 +- test/CodeGen/AMDGPU/bitreverse.ll | 20 +- test/CodeGen/AMDGPU/br_cc.f16.ll | 6 +- test/CodeGen/AMDGPU/branch-relax-spill.ll | 2 +- test/CodeGen/AMDGPU/branch-relaxation.ll | 20 +- test/CodeGen/AMDGPU/bswap.ll | 14 +- test/CodeGen/AMDGPU/build_vector.ll | 4 +- test/CodeGen/AMDGPU/call.ll | 6 +- test/CodeGen/AMDGPU/captured-frame-index.ll | 20 +- test/CodeGen/AMDGPU/cf-loop-on-constant.ll | 10 +- test/CodeGen/AMDGPU/cf-stack-bug.ll | 8 +- test/CodeGen/AMDGPU/cf_end.ll | 2 +- test/CodeGen/AMDGPU/cgp-addressing-modes-flat.ll | 6 +- test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 172 +- test/CodeGen/AMDGPU/cgp-bitfield-extract.ll | 12 +- test/CodeGen/AMDGPU/cndmask-no-def-vcc.ll | 4 +- test/CodeGen/AMDGPU/coalescer-subrange-crash.ll | 28 +- test/CodeGen/AMDGPU/coalescer_remat.ll | 2 +- .../code-object-metadata-from-llvm-ir-full.ll | 1260 +++ .../code-object-metadata-invalid-ocl-version-1.ll | 9 + .../code-object-metadata-invalid-ocl-version-2.ll | 10 + .../code-object-metadata-invalid-ocl-version-3.ll | 10 + .../code-object-metadata-kernel-code-props.ll | 32 + .../code-object-metadata-kernel-debug-props.ll | 67 + .../AMDGPU/codegen-prepare-addrmode-sext.ll | 2 +- test/CodeGen/AMDGPU/combine_vloads.ll | 2 +- test/CodeGen/AMDGPU/commute-compares.ll | 104 +- test/CodeGen/AMDGPU/commute-shifts.ll | 5 +- test/CodeGen/AMDGPU/commute_modifiers.ll | 20 +- test/CodeGen/AMDGPU/concat_vectors.ll | 64 +- test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 16 +- test/CodeGen/AMDGPU/constant-fold-mi-operands.ll | 20 +- test/CodeGen/AMDGPU/control-flow-fastregalloc.ll | 6 +- test/CodeGen/AMDGPU/convergent-inlineasm.ll | 4 +- test/CodeGen/AMDGPU/copy-illegal-type.ll | 22 +- test/CodeGen/AMDGPU/copy-to-reg.ll | 2 +- test/CodeGen/AMDGPU/ctlz.ll | 32 +- test/CodeGen/AMDGPU/ctlz_zero_undef.ll | 34 +- test/CodeGen/AMDGPU/ctpop.ll | 30 +- test/CodeGen/AMDGPU/ctpop64.ll | 22 +- test/CodeGen/AMDGPU/cttz_zero_undef.ll | 8 +- test/CodeGen/AMDGPU/cube.ll | 2 +- test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 32 +- test/CodeGen/AMDGPU/cvt_flr_i32_f32.ll | 12 +- test/CodeGen/AMDGPU/cvt_rpi_i32_f32.ll | 10 +- test/CodeGen/AMDGPU/dagcombine-reassociate-bug.ll | 2 +- .../dagcombiner-bug-illegal-vec4-int-to-fp.ll | 4 +- test/CodeGen/AMDGPU/debug.ll | 2 +- test/CodeGen/AMDGPU/debugger-emit-prologue.ll | 2 +- test/CodeGen/AMDGPU/debugger-insert-nops.ll | 2 +- test/CodeGen/AMDGPU/debugger-reserve-regs.ll | 2 +- test/CodeGen/AMDGPU/default-fp-mode.ll | 18 +- test/CodeGen/AMDGPU/detect-dead-lanes.mir | 18 +- .../AMDGPU/disconnected-predset-break-bug.ll | 2 +- test/CodeGen/AMDGPU/drop-mem-operand-move-smrd.ll | 2 +- .../ds-negative-offset-addressing-mode-loop.ll | 2 +- test/CodeGen/AMDGPU/ds-sub-offset.ll | 14 +- test/CodeGen/AMDGPU/ds_read2.ll | 48 +- test/CodeGen/AMDGPU/ds_read2_offset_order.ll | 2 +- test/CodeGen/AMDGPU/ds_read2_superreg.ll | 20 +- test/CodeGen/AMDGPU/ds_read2st64.ll | 26 +- test/CodeGen/AMDGPU/ds_write2.ll | 42 +- test/CodeGen/AMDGPU/ds_write2st64.ll | 10 +- test/CodeGen/AMDGPU/dynamic_stackalloc.ll | 2 +- test/CodeGen/AMDGPU/early-if-convert-cost.ll | 8 +- test/CodeGen/AMDGPU/early-if-convert.ll | 36 +- test/CodeGen/AMDGPU/early-inline-alias.ll | 12 + test/CodeGen/AMDGPU/early-inline.ll | 21 + test/CodeGen/AMDGPU/elf.r600.ll | 2 +- test/CodeGen/AMDGPU/else.ll | 18 +- test/CodeGen/AMDGPU/empty-function.ll | 4 +- .../AMDGPU/enable-no-signed-zeros-fp-math.ll | 2 +- test/CodeGen/AMDGPU/endcf-loop-header.ll | 2 +- test/CodeGen/AMDGPU/exceed-max-sgprs.ll | 10 +- test/CodeGen/AMDGPU/extend-bit-ops-i16.ll | 6 +- test/CodeGen/AMDGPU/extload-align.ll | 2 +- test/CodeGen/AMDGPU/extload-private.ll | 8 +- test/CodeGen/AMDGPU/extload.ll | 8 +- .../extract-vector-elt-build-vector-combine.ll | 6 +- test/CodeGen/AMDGPU/extract_vector_elt-f16.ll | 14 +- test/CodeGen/AMDGPU/extract_vector_elt-f64.ll | 6 +- test/CodeGen/AMDGPU/extract_vector_elt-i16.ll | 14 +- test/CodeGen/AMDGPU/extract_vector_elt-i64.ll | 12 +- test/CodeGen/AMDGPU/extract_vector_elt-i8.ll | 20 +- test/CodeGen/AMDGPU/extractelt-to-trunc.ll | 12 +- test/CodeGen/AMDGPU/fabs.f16.ll | 18 +- test/CodeGen/AMDGPU/fabs.f64.ll | 16 +- test/CodeGen/AMDGPU/fabs.ll | 14 +- test/CodeGen/AMDGPU/fadd-fma-fmul-combine.ll | 16 +- test/CodeGen/AMDGPU/fadd.f16.ll | 44 +- test/CodeGen/AMDGPU/fadd.ll | 10 +- test/CodeGen/AMDGPU/fadd64.ll | 8 +- test/CodeGen/AMDGPU/fcanonicalize.f16.ll | 84 +- test/CodeGen/AMDGPU/fcanonicalize.ll | 84 +- test/CodeGen/AMDGPU/fceil.ll | 12 +- test/CodeGen/AMDGPU/fceil64.ll | 12 +- test/CodeGen/AMDGPU/fcmp-cnd.ll | 2 +- test/CodeGen/AMDGPU/fcmp-cnde-int-args.ll | 2 +- test/CodeGen/AMDGPU/fcmp.f16.ll | 58 +- test/CodeGen/AMDGPU/fcmp.ll | 4 +- test/CodeGen/AMDGPU/fcmp64.ll | 12 +- test/CodeGen/AMDGPU/fconst64.ll | 2 +- test/CodeGen/AMDGPU/fcopysign.f16.ll | 24 +- test/CodeGen/AMDGPU/fcopysign.f32.ll | 6 +- test/CodeGen/AMDGPU/fcopysign.f64.ll | 8 +- test/CodeGen/AMDGPU/fdiv.f16.ll | 24 +- test/CodeGen/AMDGPU/fdiv.f64.ll | 22 +- test/CodeGen/AMDGPU/fdiv.ll | 28 +- test/CodeGen/AMDGPU/ffloor.f64.ll | 16 +- test/CodeGen/AMDGPU/ffloor.ll | 6 +- test/CodeGen/AMDGPU/flat-address-space.ll | 32 +- .../AMDGPU/flat-for-global-subtarget-feature.ll | 4 +- test/CodeGen/AMDGPU/flat-scratch-reg.ll | 8 +- test/CodeGen/AMDGPU/flat_atomics.ll | 192 +- test/CodeGen/AMDGPU/flat_atomics_i64.ll | 194 +- test/CodeGen/AMDGPU/fma-combine.ll | 52 +- test/CodeGen/AMDGPU/fma.f64.ll | 6 +- test/CodeGen/AMDGPU/fma.ll | 10 +- test/CodeGen/AMDGPU/fmax3.f64.ll | 2 +- test/CodeGen/AMDGPU/fmax3.ll | 4 +- test/CodeGen/AMDGPU/fmax_legacy.f64.ll | 8 +- test/CodeGen/AMDGPU/fmax_legacy.ll | 14 +- test/CodeGen/AMDGPU/fmaxnum.f64.ll | 10 +- test/CodeGen/AMDGPU/fmaxnum.ll | 34 +- test/CodeGen/AMDGPU/fmed3.ll | 84 +- test/CodeGen/AMDGPU/fmin3.ll | 4 +- test/CodeGen/AMDGPU/fmin_legacy.f64.ll | 10 +- test/CodeGen/AMDGPU/fmin_legacy.ll | 20 +- test/CodeGen/AMDGPU/fminnum.f64.ll | 10 +- test/CodeGen/AMDGPU/fminnum.ll | 34 +- test/CodeGen/AMDGPU/fmul-2-combine-multi-use.ll | 24 +- test/CodeGen/AMDGPU/fmul.f16.ll | 39 +- test/CodeGen/AMDGPU/fmul.ll | 12 +- test/CodeGen/AMDGPU/fmul64.ll | 6 +- test/CodeGen/AMDGPU/fmuladd.f16.ll | 34 +- test/CodeGen/AMDGPU/fmuladd.f32.ll | 36 +- test/CodeGen/AMDGPU/fmuladd.f64.ll | 16 +- test/CodeGen/AMDGPU/fmuladd.v2f16.ll | 8 +- test/CodeGen/AMDGPU/fnearbyint.ll | 12 +- test/CodeGen/AMDGPU/fneg-combines.ll | 182 +- test/CodeGen/AMDGPU/fneg-fabs.f16.ll | 20 +- test/CodeGen/AMDGPU/fneg-fabs.f64.ll | 16 +- test/CodeGen/AMDGPU/fneg-fabs.ll | 16 +- test/CodeGen/AMDGPU/fneg.f16.ll | 16 +- test/CodeGen/AMDGPU/fneg.f64.ll | 10 +- test/CodeGen/AMDGPU/fneg.ll | 12 +- test/CodeGen/AMDGPU/fp-classify.ll | 18 +- test/CodeGen/AMDGPU/fp16_to_fp32.ll | 2 +- test/CodeGen/AMDGPU/fp16_to_fp64.ll | 2 +- test/CodeGen/AMDGPU/fp32_to_fp16.ll | 2 +- test/CodeGen/AMDGPU/fp_to_sint.f64.ll | 12 +- test/CodeGen/AMDGPU/fp_to_sint.ll | 20 +- test/CodeGen/AMDGPU/fp_to_uint.f64.ll | 16 +- test/CodeGen/AMDGPU/fp_to_uint.ll | 18 +- test/CodeGen/AMDGPU/fpext.f16.ll | 28 +- test/CodeGen/AMDGPU/fpext.ll | 10 +- test/CodeGen/AMDGPU/fptosi.f16.ll | 12 +- test/CodeGen/AMDGPU/fptoui.f16.ll | 12 +- test/CodeGen/AMDGPU/fptrunc.f16.ll | 28 +- test/CodeGen/AMDGPU/fptrunc.ll | 10 +- test/CodeGen/AMDGPU/fract.f64.ll | 8 +- test/CodeGen/AMDGPU/fract.ll | 8 +- test/CodeGen/AMDGPU/frem.ll | 14 +- test/CodeGen/AMDGPU/fsqrt.f64.ll | 4 +- test/CodeGen/AMDGPU/fsqrt.ll | 20 +- test/CodeGen/AMDGPU/fsub.f16.ll | 41 +- test/CodeGen/AMDGPU/fsub.ll | 20 +- test/CodeGen/AMDGPU/fsub64.ll | 20 +- test/CodeGen/AMDGPU/ftrunc.f64.ll | 14 +- test/CodeGen/AMDGPU/ftrunc.ll | 12 +- test/CodeGen/AMDGPU/gep-address-space.ll | 8 +- test/CodeGen/AMDGPU/global-constant.ll | 4 +- test/CodeGen/AMDGPU/global-directive.ll | 2 +- test/CodeGen/AMDGPU/global-extload-i16.ll | 64 +- test/CodeGen/AMDGPU/global-variable-relocs.ll | 22 +- test/CodeGen/AMDGPU/global_atomics.ll | 196 +- test/CodeGen/AMDGPU/global_atomics_i64.ll | 194 +- test/CodeGen/AMDGPU/gv-const-addrspace.ll | 10 +- test/CodeGen/AMDGPU/gv-offset-folding.ll | 2 +- test/CodeGen/AMDGPU/half.ll | 88 +- test/CodeGen/AMDGPU/hsa-default-device.ll | 2 +- test/CodeGen/AMDGPU/hsa-fp-mode.ll | 14 +- test/CodeGen/AMDGPU/hsa-globals.ll | 2 +- test/CodeGen/AMDGPU/hsa-group-segment.ll | 2 +- test/CodeGen/AMDGPU/i1-copy-implicit-def.ll | 2 +- test/CodeGen/AMDGPU/i1-copy-phi.ll | 2 +- test/CodeGen/AMDGPU/i8-to-double-to-float.ll | 2 +- .../AMDGPU/icmp-select-sete-reverse-args.ll | 2 +- test/CodeGen/AMDGPU/icmp.i16.ll | 40 +- test/CodeGen/AMDGPU/icmp64.ll | 20 +- test/CodeGen/AMDGPU/image-attributes.ll | 20 +- test/CodeGen/AMDGPU/image-resource-id.ll | 40 +- test/CodeGen/AMDGPU/imm.ll | 136 +- test/CodeGen/AMDGPU/imm16.ll | 66 +- test/CodeGen/AMDGPU/immv216.ll | 66 +- .../CodeGen/AMDGPU/indirect-addressing-si-noopt.ll | 2 +- test/CodeGen/AMDGPU/indirect-addressing-si.ll | 49 +- test/CodeGen/AMDGPU/indirect-private-64.ll | 8 +- test/CodeGen/AMDGPU/infinite-loop-evergreen.ll | 2 +- test/CodeGen/AMDGPU/infinite-loop.ll | 2 +- test/CodeGen/AMDGPU/inline-asm.ll | 32 +- test/CodeGen/AMDGPU/inline-calls.ll | 8 +- test/CodeGen/AMDGPU/inline-constraints.ll | 12 +- test/CodeGen/AMDGPU/inlineasm-16.ll | 8 +- test/CodeGen/AMDGPU/inlineasm-illegal-type.ll | 20 +- test/CodeGen/AMDGPU/inlineasm-packed.ll | 12 +- test/CodeGen/AMDGPU/insert-waits-exp.mir | 2 +- test/CodeGen/AMDGPU/insert_subreg.ll | 2 +- test/CodeGen/AMDGPU/insert_vector_elt.ll | 64 +- test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 52 +- test/CodeGen/AMDGPU/inserted-wait-states.mir | 22 +- test/CodeGen/AMDGPU/internalize.ll | 4 +- test/CodeGen/AMDGPU/invalid-addrspacecast.ll | 2 +- .../AMDGPU/invalid-opencl-version-metadata1.ll | 6 - .../AMDGPU/invalid-opencl-version-metadata2.ll | 7 - .../AMDGPU/invalid-opencl-version-metadata3.ll | 7 - .../AMDGPU/invariant-load-no-alias-store.ll | 4 +- test/CodeGen/AMDGPU/invert-br-undef-vcc.mir | 2 +- test/CodeGen/AMDGPU/kcache-fold.ll | 4 +- test/CodeGen/AMDGPU/kernarg-stack-alignment.ll | 10 +- test/CodeGen/AMDGPU/kernel-args.ll | 72 +- test/CodeGen/AMDGPU/large-alloca-compute.ll | 4 +- test/CodeGen/AMDGPU/large-alloca-graphics.ll | 3 + test/CodeGen/AMDGPU/large-constant-initializer.ll | 2 +- .../AMDGPU/large-work-group-promote-alloca.ll | 22 +- test/CodeGen/AMDGPU/lds-alignment.ll | 28 +- test/CodeGen/AMDGPU/lds-initializer.ll | 2 +- test/CodeGen/AMDGPU/lds-m0-init-in-loop.ll | 2 +- test/CodeGen/AMDGPU/lds-oqap-crash.ll | 2 +- test/CodeGen/AMDGPU/lds-output-queue.ll | 4 +- test/CodeGen/AMDGPU/lds-size.ll | 2 +- test/CodeGen/AMDGPU/lds-zero-initializer.ll | 2 +- .../CodeGen/AMDGPU/legalizedag-bug-expand-setcc.ll | 2 +- test/CodeGen/AMDGPU/literals.ll | 8 +- test/CodeGen/AMDGPU/liveness.mir | 2 +- test/CodeGen/AMDGPU/llvm.AMDGPU.bfe.i32.ll | 74 +- test/CodeGen/AMDGPU/llvm.AMDGPU.bfe.u32.ll | 104 +- test/CodeGen/AMDGPU/llvm.SI.export.ll | 38 +- test/CodeGen/AMDGPU/llvm.amdgcn.atomic.dec.ll | 68 +- test/CodeGen/AMDGPU/llvm.amdgcn.atomic.inc.ll | 68 +- test/CodeGen/AMDGPU/llvm.amdgcn.buffer.wbinvl1.ll | 2 +- .../AMDGPU/llvm.amdgcn.buffer.wbinvl1.sc.ll | 2 +- .../AMDGPU/llvm.amdgcn.buffer.wbinvl1.vol.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.class.f16.ll | 16 +- test/CodeGen/AMDGPU/llvm.amdgcn.class.ll | 60 +- test/CodeGen/AMDGPU/llvm.amdgcn.cos.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.cos.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.cubeid.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.cubema.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.cubesc.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.cubetc.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pkrtz.ll | 35 +- test/CodeGen/AMDGPU/llvm.amdgcn.dispatch.id.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.dispatch.ptr.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.div.fixup.f16.ll | 14 +- test/CodeGen/AMDGPU/llvm.amdgcn.div.fixup.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.div.fmas.ll | 20 +- test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll | 40 +- test/CodeGen/AMDGPU/llvm.amdgcn.ds.bpermute.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.ds.permute.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.ds.swizzle.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.exp.compr.ll | 32 +- test/CodeGen/AMDGPU/llvm.amdgcn.exp.ll | 76 +- test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.ll | 56 +- test/CodeGen/AMDGPU/llvm.amdgcn.fdiv.fast.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.f16.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.fmul.legacy.ll | 10 +- test/CodeGen/AMDGPU/llvm.amdgcn.fract.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.fract.ll | 9 +- test/CodeGen/AMDGPU/llvm.amdgcn.frexp.exp.f16.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.frexp.exp.ll | 12 +- test/CodeGen/AMDGPU/llvm.amdgcn.frexp.mant.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.frexp.mant.ll | 12 +- test/CodeGen/AMDGPU/llvm.amdgcn.groupstaticsize.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.icmp.ll | 44 +- test/CodeGen/AMDGPU/llvm.amdgcn.image.gather4.ll | 74 +- test/CodeGen/AMDGPU/llvm.amdgcn.image.getlod.ll | 16 +- test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.ll | 180 +- test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.o.ll | 259 +- .../AMDGPU/llvm.amdgcn.kernarg.segment.ptr.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.ldexp.f16.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.ldexp.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.lerp.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.log.clamp.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.mqsad.pk.u16.u8.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.mqsad.u32.u8.ll | 10 +- test/CodeGen/AMDGPU/llvm.amdgcn.msad.u8.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.ps.live.ll | 26 +- test/CodeGen/AMDGPU/llvm.amdgcn.qsad.pk.u16.u8.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.queue.ptr.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.rcp.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.rcp.legacy.ll | 8 +- test/CodeGen/AMDGPU/llvm.amdgcn.rcp.ll | 28 +- test/CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.readlane.ll | 8 +- test/CodeGen/AMDGPU/llvm.amdgcn.rsq.clamp.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.rsq.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.rsq.legacy.ll | 8 +- test/CodeGen/AMDGPU/llvm.amdgcn.rsq.ll | 14 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.barrier.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.dcache.inv.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.s.dcache.inv.vol.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.dcache.wb.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.dcache.wb.vol.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.decperflevel.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.getreg.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.incperflevel.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.memrealtime.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.memtime.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.s.sleep.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.sad.hi.u8.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.sad.u16.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.sad.u8.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.sbfe.ll | 74 +- test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.ll | 22 +- test/CodeGen/AMDGPU/llvm.amdgcn.sffbh.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.sin.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.sin.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.trig.preop.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 104 +- test/CodeGen/AMDGPU/llvm.amdgcn.wave.barrier.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.workgroup.id.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.workitem.id.ll | 6 +- test/CodeGen/AMDGPU/llvm.ceil.f16.ll | 11 +- test/CodeGen/AMDGPU/llvm.cos.f16.ll | 45 +- test/CodeGen/AMDGPU/llvm.cos.ll | 4 +- test/CodeGen/AMDGPU/llvm.dbg.value.ll | 2 +- test/CodeGen/AMDGPU/llvm.exp2.f16.ll | 7 +- test/CodeGen/AMDGPU/llvm.exp2.ll | 8 +- test/CodeGen/AMDGPU/llvm.floor.f16.ll | 7 +- test/CodeGen/AMDGPU/llvm.fma.f16.ll | 121 +- test/CodeGen/AMDGPU/llvm.fmuladd.f16.ll | 26 +- test/CodeGen/AMDGPU/llvm.log2.f16.ll | 19 +- test/CodeGen/AMDGPU/llvm.log2.ll | 6 +- test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 39 +- test/CodeGen/AMDGPU/llvm.memcpy.ll | 22 +- test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 49 +- test/CodeGen/AMDGPU/llvm.r600.dot4.ll | 2 +- test/CodeGen/AMDGPU/llvm.r600.group.barrier.ll | 2 +- test/CodeGen/AMDGPU/llvm.r600.read.local.size.ll | 20 +- test/CodeGen/AMDGPU/llvm.r600.recipsqrt.clamped.ll | 2 +- test/CodeGen/AMDGPU/llvm.r600.recipsqrt.ieee.ll | 6 +- test/CodeGen/AMDGPU/llvm.r600.tex.ll | 2 +- test/CodeGen/AMDGPU/llvm.rint.f16.ll | 7 +- test/CodeGen/AMDGPU/llvm.rint.f64.ll | 6 +- test/CodeGen/AMDGPU/llvm.rint.ll | 6 +- test/CodeGen/AMDGPU/llvm.round.f64.ll | 10 +- test/CodeGen/AMDGPU/llvm.round.ll | 8 +- test/CodeGen/AMDGPU/llvm.sin.f16.ll | 42 +- test/CodeGen/AMDGPU/llvm.sin.ll | 16 +- test/CodeGen/AMDGPU/llvm.sqrt.f16.ll | 7 +- test/CodeGen/AMDGPU/llvm.trunc.f16.ll | 7 +- test/CodeGen/AMDGPU/load-constant-f64.ll | 2 +- test/CodeGen/AMDGPU/load-constant-i1.ll | 88 +- test/CodeGen/AMDGPU/load-constant-i16.ll | 80 +- test/CodeGen/AMDGPU/load-constant-i32.ll | 40 +- test/CodeGen/AMDGPU/load-constant-i64.ll | 12 +- test/CodeGen/AMDGPU/load-constant-i8.ll | 112 +- test/CodeGen/AMDGPU/load-global-f32.ll | 12 +- test/CodeGen/AMDGPU/load-global-f64.ll | 12 +- test/CodeGen/AMDGPU/load-global-i1.ll | 88 +- test/CodeGen/AMDGPU/load-global-i16.ll | 80 +- test/CodeGen/AMDGPU/load-global-i32.ll | 40 +- test/CodeGen/AMDGPU/load-global-i64.ll | 12 +- test/CodeGen/AMDGPU/load-global-i8.ll | 112 +- test/CodeGen/AMDGPU/load-local-f32.ll | 12 +- test/CodeGen/AMDGPU/load-local-f64.ll | 12 +- test/CodeGen/AMDGPU/load-local-i1.ll | 88 +- test/CodeGen/AMDGPU/load-local-i16.ll | 80 +- test/CodeGen/AMDGPU/load-local-i32.ll | 40 +- test/CodeGen/AMDGPU/load-local-i64.ll | 12 +- test/CodeGen/AMDGPU/load-local-i8.ll | 112 +- test/CodeGen/AMDGPU/load-weird-sizes.ll | 4 +- test/CodeGen/AMDGPU/local-64.ll | 32 +- test/CodeGen/AMDGPU/local-atomics.ll | 108 +- test/CodeGen/AMDGPU/local-atomics64.ll | 100 +- test/CodeGen/AMDGPU/local-memory.amdgcn.ll | 4 +- test/CodeGen/AMDGPU/local-memory.ll | 4 +- test/CodeGen/AMDGPU/local-memory.r600.ll | 4 +- test/CodeGen/AMDGPU/loop-address.ll | 2 +- test/CodeGen/AMDGPU/loop-idiom.ll | 4 +- test/CodeGen/AMDGPU/loop_break.ll | 260 +- test/CodeGen/AMDGPU/lower-mem-intrinsics.ll | 22 +- .../AMDGPU/lower-range-metadata-intrinsic-call.ll | 6 +- test/CodeGen/AMDGPU/lshr.v2i16.ll | 16 +- test/CodeGen/AMDGPU/mad-combine.ll | 28 +- test/CodeGen/AMDGPU/mad24-get-global-id.ll | 2 +- test/CodeGen/AMDGPU/mad_int24.ll | 2 +- test/CodeGen/AMDGPU/mad_uint24.ll | 8 +- test/CodeGen/AMDGPU/madak.ll | 20 +- test/CodeGen/AMDGPU/madmk.ll | 20 +- test/CodeGen/AMDGPU/max.i16.ll | 16 +- test/CodeGen/AMDGPU/max.ll | 46 +- test/CodeGen/AMDGPU/max3.ll | 4 +- test/CodeGen/AMDGPU/mem-builtins.ll | 12 +- test/CodeGen/AMDGPU/merge-stores.ll | 76 +- test/CodeGen/AMDGPU/min.ll | 70 +- test/CodeGen/AMDGPU/min3.ll | 8 +- test/CodeGen/AMDGPU/missing-store.ll | 2 +- .../AMDGPU/move-addr64-rsrc-dead-subreg-writes.ll | 2 +- test/CodeGen/AMDGPU/move-to-valu-atomicrmw.ll | 4 +- test/CodeGen/AMDGPU/mubuf.ll | 26 +- test/CodeGen/AMDGPU/mul.ll | 30 +- test/CodeGen/AMDGPU/mul_int24.ll | 14 +- test/CodeGen/AMDGPU/mul_uint24-amdgcn.ll | 26 +- test/CodeGen/AMDGPU/mul_uint24-r600.ll | 12 +- test/CodeGen/AMDGPU/multilevel-break.ll | 4 +- .../AMDGPU/no-initializer-constant-addrspace.ll | 4 +- test/CodeGen/AMDGPU/no-shrink-extloads.ll | 36 +- test/CodeGen/AMDGPU/opencl-image-metadata.ll | 2 +- test/CodeGen/AMDGPU/operand-folding.ll | 14 +- test/CodeGen/AMDGPU/operand-spacing.ll | 2 +- test/CodeGen/AMDGPU/optimize-if-exec-masking.mir | 20 +- test/CodeGen/AMDGPU/or.ll | 44 +- test/CodeGen/AMDGPU/over-max-lds-size.ll | 2 +- test/CodeGen/AMDGPU/pack.v2f16.ll | 20 +- test/CodeGen/AMDGPU/pack.v2i16.ll | 18 +- test/CodeGen/AMDGPU/packetizer.ll | 2 +- test/CodeGen/AMDGPU/parallelandifcollapse.ll | 2 +- test/CodeGen/AMDGPU/parallelorifcollapse.ll | 2 +- .../partially-dead-super-register-immediate.ll | 2 +- test/CodeGen/AMDGPU/predicates.ll | 8 +- test/CodeGen/AMDGPU/private-access-no-objects.ll | 8 +- test/CodeGen/AMDGPU/private-element-size.ll | 10 +- test/CodeGen/AMDGPU/private-memory-atomics.ll | 4 +- test/CodeGen/AMDGPU/private-memory-broken.ll | 2 +- test/CodeGen/AMDGPU/private-memory-r600.ll | 28 +- .../AMDGPU/promote-alloca-array-allocation.ll | 4 +- .../AMDGPU/promote-alloca-bitcast-function.ll | 4 +- test/CodeGen/AMDGPU/promote-alloca-globals.ll | 4 +- .../AMDGPU/promote-alloca-invariant-markers.ll | 2 +- test/CodeGen/AMDGPU/promote-alloca-lifetime.ll | 2 +- .../AMDGPU/promote-alloca-mem-intrinsics.ll | 14 +- test/CodeGen/AMDGPU/promote-alloca-no-opts.ll | 4 +- .../AMDGPU/promote-alloca-padding-size-estimate.ll | 6 +- .../AMDGPU/promote-alloca-stored-pointer-value.ll | 10 +- test/CodeGen/AMDGPU/promote-alloca-to-lds-icmp.ll | 8 +- test/CodeGen/AMDGPU/promote-alloca-to-lds-phi.ll | 14 +- .../CodeGen/AMDGPU/promote-alloca-to-lds-select.ll | 16 +- .../AMDGPU/promote-alloca-unhandled-intrinsic.ll | 2 +- test/CodeGen/AMDGPU/promote-alloca-volatile.ll | 6 +- test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 2 +- test/CodeGen/AMDGPU/r600.alu-limits.ll | 2 +- test/CodeGen/AMDGPU/r600.bitcast.ll | 16 +- test/CodeGen/AMDGPU/r600.global_atomics.ll | 108 +- test/CodeGen/AMDGPU/r600.private-memory.ll | 2 +- test/CodeGen/AMDGPU/r600.work-item-intrinsics.ll | 16 +- test/CodeGen/AMDGPU/rcp-pattern.ll | 24 +- .../AMDGPU/read-register-invalid-subtarget.ll | 2 +- .../AMDGPU/read-register-invalid-type-i32.ll | 2 +- .../AMDGPU/read-register-invalid-type-i64.ll | 2 +- test/CodeGen/AMDGPU/read_register.ll | 14 +- test/CodeGen/AMDGPU/readcyclecounter.ll | 2 +- test/CodeGen/AMDGPU/reduce-load-width-alignment.ll | 6 +- .../CodeGen/AMDGPU/reduce-store-width-alignment.ll | 10 +- test/CodeGen/AMDGPU/reg-coalescer-sched-crash.ll | 2 +- test/CodeGen/AMDGPU/regcoalesce-dbg.mir | 2 +- test/CodeGen/AMDGPU/register-count-comments.ll | 4 +- test/CodeGen/AMDGPU/rename-disconnected-bug.ll | 2 +- test/CodeGen/AMDGPU/rename-independent-subregs.mir | 4 +- test/CodeGen/AMDGPU/reorder-stores.ll | 8 +- test/CodeGen/AMDGPU/rotl.i64.ll | 4 +- test/CodeGen/AMDGPU/rotl.ll | 6 +- test/CodeGen/AMDGPU/rotr.i64.ll | 8 +- test/CodeGen/AMDGPU/rotr.ll | 6 +- test/CodeGen/AMDGPU/rsq.ll | 16 +- test/CodeGen/AMDGPU/runtime-metadata.ll | 406 - test/CodeGen/AMDGPU/s_addk_i32.ll | 20 +- test/CodeGen/AMDGPU/s_movk_i32.ll | 26 +- test/CodeGen/AMDGPU/s_mulk_i32.ll | 10 +- test/CodeGen/AMDGPU/sad.ll | 34 +- test/CodeGen/AMDGPU/saddo.ll | 10 +- test/CodeGen/AMDGPU/salu-to-valu.ll | 36 +- test/CodeGen/AMDGPU/sampler-resource-id.ll | 6 +- test/CodeGen/AMDGPU/scalar-store-cache-flush.mir | 14 +- test/CodeGen/AMDGPU/scalar_to_vector.ll | 14 +- test/CodeGen/AMDGPU/schedule-fs-loop-nested.ll | 2 +- test/CodeGen/AMDGPU/schedule-global-loads.ll | 4 +- test/CodeGen/AMDGPU/schedule-if-2.ll | 2 +- test/CodeGen/AMDGPU/schedule-if.ll | 2 +- test/CodeGen/AMDGPU/schedule-kernel-arg-loads.ll | 4 +- test/CodeGen/AMDGPU/schedule-regpressure-limit.ll | 4 +- test/CodeGen/AMDGPU/schedule-regpressure-limit2.ll | 288 + test/CodeGen/AMDGPU/scratch-buffer.ll | 8 +- test/CodeGen/AMDGPU/sdiv.ll | 30 +- test/CodeGen/AMDGPU/sdivrem24.ll | 34 +- test/CodeGen/AMDGPU/sdivrem64.ll | 12 +- test/CodeGen/AMDGPU/sdwa-peephole.ll | 372 + .../AMDGPU/select-fabs-fneg-extract-legacy.ll | 4 +- test/CodeGen/AMDGPU/select-fabs-fneg-extract.ll | 84 +- test/CodeGen/AMDGPU/select-i1.ll | 4 +- test/CodeGen/AMDGPU/select-opt.ll | 18 +- test/CodeGen/AMDGPU/select-vectors.ll | 26 +- test/CodeGen/AMDGPU/select.f16.ll | 40 +- test/CodeGen/AMDGPU/select.ll | 2 +- test/CodeGen/AMDGPU/select64.ll | 10 +- test/CodeGen/AMDGPU/selectcc-cnd.ll | 2 +- test/CodeGen/AMDGPU/selectcc-cnde-int.ll | 2 +- test/CodeGen/AMDGPU/selectcc-icmp-select-float.ll | 2 +- test/CodeGen/AMDGPU/selectcc-opt.ll | 8 +- test/CodeGen/AMDGPU/selectcc.ll | 2 +- test/CodeGen/AMDGPU/set-dx10.ll | 24 +- test/CodeGen/AMDGPU/setcc-equivalent.ll | 4 +- test/CodeGen/AMDGPU/setcc-fneg-constant.ll | 32 +- test/CodeGen/AMDGPU/setcc-opt.ll | 40 +- test/CodeGen/AMDGPU/setcc.ll | 60 +- test/CodeGen/AMDGPU/setcc64.ll | 48 +- test/CodeGen/AMDGPU/sext-eliminate.ll | 4 +- test/CodeGen/AMDGPU/sext-in-reg-failure-r600.ll | 2 +- test/CodeGen/AMDGPU/sext-in-reg.ll | 100 +- test/CodeGen/AMDGPU/sgpr-control-flow.ll | 8 +- test/CodeGen/AMDGPU/sgpr-copy-duplicate-operand.ll | 2 +- test/CodeGen/AMDGPU/sgpr-copy.ll | 43 +- test/CodeGen/AMDGPU/shift-and-i128-ubfe.ll | 10 +- test/CodeGen/AMDGPU/shift-and-i64-ubfe.ll | 44 +- test/CodeGen/AMDGPU/shift-i64-opts.ll | 40 +- test/CodeGen/AMDGPU/shl.ll | 66 +- test/CodeGen/AMDGPU/shl.v2i16.ll | 16 +- test/CodeGen/AMDGPU/shl_add_constant.ll | 10 +- test/CodeGen/AMDGPU/shl_add_ptr.ll | 36 +- test/CodeGen/AMDGPU/shrink-add-sub-constant.ll | 24 +- test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 12 +- test/CodeGen/AMDGPU/si-annotate-cf-noloop.ll | 4 +- test/CodeGen/AMDGPU/si-annotate-cf-unreachable.ll | 2 +- test/CodeGen/AMDGPU/si-annotate-cf.ll | 8 +- test/CodeGen/AMDGPU/si-annotate-cfg-loop-assert.ll | 2 +- test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 2 +- .../si-instr-info-correct-implicit-operands.ll | 2 +- test/CodeGen/AMDGPU/si-lod-bias.ll | 7 +- .../si-lower-control-flow-unreachable-block.ll | 4 +- test/CodeGen/AMDGPU/si-scheduler.ll | 8 +- test/CodeGen/AMDGPU/si-sgpr-spill.ll | 98 +- test/CodeGen/AMDGPU/si-spill-sgpr-stack.ll | 2 +- test/CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll | 22 +- test/CodeGen/AMDGPU/si-vector-hang.ll | 2 +- test/CodeGen/AMDGPU/sign_extend.ll | 26 +- test/CodeGen/AMDGPU/sint_to_fp.f64.ll | 10 +- test/CodeGen/AMDGPU/sint_to_fp.i64.ll | 16 +- test/CodeGen/AMDGPU/sint_to_fp.ll | 16 +- test/CodeGen/AMDGPU/sitofp.f16.ll | 9 +- test/CodeGen/AMDGPU/skip-if-dead.ll | 9 +- test/CodeGen/AMDGPU/smed3.ll | 58 +- test/CodeGen/AMDGPU/sminmax.ll | 22 +- test/CodeGen/AMDGPU/sminmax.v2i16.ll | 22 +- test/CodeGen/AMDGPU/smrd-vccz-bug.ll | 4 +- test/CodeGen/AMDGPU/smrd.ll | 12 +- test/CodeGen/AMDGPU/sopk-compares.ll | 76 +- test/CodeGen/AMDGPU/spill-alloc-sgpr-init-bug.ll | 2 +- test/CodeGen/AMDGPU/spill-cfg-position.ll | 2 +- test/CodeGen/AMDGPU/spill-m0.ll | 6 +- test/CodeGen/AMDGPU/spill-scavenge-offset.ll | 2 +- test/CodeGen/AMDGPU/split-scalar-i64-add.ll | 10 +- test/CodeGen/AMDGPU/split-smrd.ll | 8 +- .../AMDGPU/split-vector-memoperand-offsets.ll | 4 +- test/CodeGen/AMDGPU/splitkit.mir | 105 + test/CodeGen/AMDGPU/sra.ll | 26 +- test/CodeGen/AMDGPU/srem.ll | 26 +- test/CodeGen/AMDGPU/srl.ll | 16 +- test/CodeGen/AMDGPU/ssubo.ll | 10 +- test/CodeGen/AMDGPU/store-barrier.ll | 2 +- test/CodeGen/AMDGPU/store-global.ll | 46 +- test/CodeGen/AMDGPU/store-local.ll | 24 +- test/CodeGen/AMDGPU/store-private.ll | 48 +- test/CodeGen/AMDGPU/store-v3i64.ll | 16 +- test/CodeGen/AMDGPU/store-vector-ptrs.ll | 2 +- test/CodeGen/AMDGPU/store_typed.ll | 4 +- test/CodeGen/AMDGPU/structurize.ll | 2 +- test/CodeGen/AMDGPU/structurize1.ll | 2 +- test/CodeGen/AMDGPU/sub.i16.ll | 18 +- test/CodeGen/AMDGPU/sub.ll | 20 +- test/CodeGen/AMDGPU/sub.v2i16.ll | 26 +- test/CodeGen/AMDGPU/subreg-coalescer-crash.ll | 9 +- test/CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 2 +- test/CodeGen/AMDGPU/subreg-eliminate-dead.ll | 2 +- test/CodeGen/AMDGPU/subreg-intervals.mir | 4 +- test/CodeGen/AMDGPU/target-cpu.ll | 12 +- test/CodeGen/AMDGPU/trap.ll | 6 +- test/CodeGen/AMDGPU/trunc-bitcast-vector.ll | 16 +- test/CodeGen/AMDGPU/trunc-cmp-constant.ll | 26 +- test/CodeGen/AMDGPU/trunc-store-f64-to-f16.ll | 12 +- test/CodeGen/AMDGPU/trunc-store-i1.ll | 8 +- test/CodeGen/AMDGPU/trunc-store.ll | 4 +- .../AMDGPU/trunc-vector-store-assertion-failure.ll | 2 +- test/CodeGen/AMDGPU/trunc.ll | 18 +- test/CodeGen/AMDGPU/tti-unroll-prefs.ll | 2 +- test/CodeGen/AMDGPU/uaddo.ll | 14 +- test/CodeGen/AMDGPU/udiv.ll | 28 +- test/CodeGen/AMDGPU/udivrem.ll | 6 +- test/CodeGen/AMDGPU/udivrem24.ll | 34 +- test/CodeGen/AMDGPU/udivrem64.ll | 12 +- test/CodeGen/AMDGPU/uint_to_fp.f64.ll | 18 +- test/CodeGen/AMDGPU/uint_to_fp.i64.ll | 16 +- test/CodeGen/AMDGPU/uint_to_fp.ll | 18 +- test/CodeGen/AMDGPU/uitofp.f16.ll | 10 +- test/CodeGen/AMDGPU/umed3.ll | 64 +- test/CodeGen/AMDGPU/unaligned-load-store.ll | 62 +- test/CodeGen/AMDGPU/undefined-subreg-liverange.ll | 12 +- .../AMDGPU/unhandled-loop-condition-assertion.ll | 6 +- test/CodeGen/AMDGPU/uniform-cfg.ll | 40 +- test/CodeGen/AMDGPU/uniform-crash.ll | 4 +- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 2 +- test/CodeGen/AMDGPU/unigine-liveness-crash.ll | 43 +- test/CodeGen/AMDGPU/unknown-processor.ll | 2 +- test/CodeGen/AMDGPU/unroll.ll | 2 +- test/CodeGen/AMDGPU/unsupported-cc.ll | 20 +- test/CodeGen/AMDGPU/urem.ll | 14 +- test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 36 +- test/CodeGen/AMDGPU/usubo.ll | 14 +- test/CodeGen/AMDGPU/v1i64-kernel-arg.ll | 4 +- test/CodeGen/AMDGPU/v_cndmask.ll | 40 +- test/CodeGen/AMDGPU/v_cvt_pk_u8_f32.ll | 12 +- test/CodeGen/AMDGPU/v_mac.ll | 26 +- test/CodeGen/AMDGPU/v_mac_f16.ll | 88 +- test/CodeGen/AMDGPU/v_madak_f16.ll | 4 +- test/CodeGen/AMDGPU/valu-i1.ll | 8 +- .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 4 +- test/CodeGen/AMDGPU/vector-alloca.ll | 10 +- test/CodeGen/AMDGPU/vector-extract-insert.ll | 8 +- test/CodeGen/AMDGPU/vectorize-global-local.ll | 80 + test/CodeGen/AMDGPU/vertex-fetch-encoding.ll | 8 +- .../vgpr-spill-emergency-stack-slot-compute.ll | 6 +- .../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 2 + test/CodeGen/AMDGPU/vi-removed-intrinsics.ll | 2 +- test/CodeGen/AMDGPU/vop-shrink.ll | 4 +- test/CodeGen/AMDGPU/vselect.ll | 8 +- test/CodeGen/AMDGPU/vselect64.ll | 2 +- test/CodeGen/AMDGPU/vtx-fetch-branch.ll | 2 +- test/CodeGen/AMDGPU/vtx-schedule.ll | 2 +- test/CodeGen/AMDGPU/waitcnt-flat.ll | 2 +- test/CodeGen/AMDGPU/waitcnt.mir | 6 +- test/CodeGen/AMDGPU/wqm.ll | 105 +- .../AMDGPU/write-register-vgpr-into-sgpr.ll | 2 +- test/CodeGen/AMDGPU/write_register.ll | 14 +- test/CodeGen/AMDGPU/wrong-transalu-pos-fix.ll | 2 +- test/CodeGen/AMDGPU/xfail.r600.bitcast.ll | 6 +- test/CodeGen/AMDGPU/xor.ll | 38 +- test/CodeGen/AMDGPU/zero_extend.ll | 10 +- test/CodeGen/AMDGPU/zext-i64-bit-operand.ll | 4 +- .../ARM/GlobalISel/arm-instruction-select.mir | 10 +- test/CodeGen/ARM/GlobalISel/arm-irtranslator.ll | 97 + test/CodeGen/ARM/constantpool-promote.ll | 9 + test/CodeGen/ARM/debug-info-s16-reg.ll | 2 - test/CodeGen/ARM/debug-info-sreg2.ll | 2 +- test/CodeGen/ARM/illegal-bitfield-loadstore.ll | 3 +- test/CodeGen/ARM/ldrd.ll | 18 + test/CodeGen/ARM/longMAC.ll | 246 +- test/CodeGen/ARM/no-cmov2bfi.ll | 19 + test/CodeGen/ARM/prera-ldst-aliasing.mir | 40 + test/CodeGen/ARM/smul.ll | 29 + test/CodeGen/ARM/v6-jumptable-clobber.mir | 384 + test/CodeGen/ARM/vuzp.ll | 22 +- test/CodeGen/Generic/pr24662.ll | 12 + test/CodeGen/Hexagon/early-if-phi-i1.ll | 2 +- .../Hexagon/loop-idiom/pmpy-infinite-loop.ll | 83 + test/CodeGen/Hexagon/loop-idiom/pmpy-mod.ll | 84 + .../MIR/AMDGPU/expected-target-index-name.mir | 2 +- test/CodeGen/MIR/AMDGPU/fold-imm-f16-f32.mir | 18 +- test/CodeGen/MIR/AMDGPU/intrinsics.mir | 2 +- .../MIR/AMDGPU/invalid-target-index-operand.mir | 2 +- test/CodeGen/MIR/AMDGPU/target-index-operands.mir | 4 +- test/CodeGen/MIR/X86/dynamic-regmask.ll | 30 + .../MIR/X86/used-physical-register-info.mir | 109 - test/CodeGen/Mips/cins.ll | 92 + test/CodeGen/Mips/dext.ll | 105 + test/CodeGen/Mips/llvm-ir/ashr.ll | 30 +- test/CodeGen/Mips/llvm-ir/lshr.ll | 28 +- test/CodeGen/Mips/llvm-ir/shl.ll | 28 +- test/CodeGen/Mips/load-store-left-right.ll | 93 +- test/CodeGen/Mips/mips64-f128.ll | 48 +- test/CodeGen/NVPTX/f16x2-instructions.ll | 13 +- test/CodeGen/PowerPC/aantidep-def-ec.mir | 16 - test/CodeGen/PowerPC/atomics-regression.ll | 9546 ++++++++++++++++++++ test/CodeGen/PowerPC/bitcasts-direct-move.ll | 4 +- .../PowerPC/fp-int-conversions-direct-moves.ll | 8 +- .../PowerPC/fp128-bitcast-after-operation.ll | 10 +- .../PowerPC/p8-scalar_vector_conversions.ll | 601 +- test/CodeGen/PowerPC/tail-dup-layout.ll | 65 +- test/CodeGen/SystemZ/expand-zext-pseudo.ll | 132 + test/CodeGen/SystemZ/fold-memory-op-impl.ll | 129 + .../SystemZ/splitMove_undefReg_mverifier.ll | 413 + test/CodeGen/SystemZ/vec-cmp-cmp-logic-select.ll | 5784 ++++++++++++ test/CodeGen/SystemZ/vec-cmpsel.ll | 3378 +++++++ test/CodeGen/SystemZ/vec-trunc-to-i1.ll | 37 + test/CodeGen/Thumb/ispositive.ll | 9 + test/CodeGen/Thumb/long.ll | 12 + test/CodeGen/X86/2006-03-01-InstrSchedBug.ll | 28 +- test/CodeGen/X86/2011-10-19-widen_vselect.ll | 3 - test/CodeGen/X86/2011-10-21-widen-cmp.ll | 1 - test/CodeGen/X86/DynamicCalleeSavedRegisters.ll | 60 + test/CodeGen/X86/GlobalISel/X86-regbankselect.mir | 321 + test/CodeGen/X86/GlobalISel/binop-isel.ll | 29 + test/CodeGen/X86/GlobalISel/irtranslator-call.ll | 1 + .../X86/GlobalISel/irtranslator-callingconv.ll | 17 + test/CodeGen/X86/GlobalISel/memop-isel.ll | 159 + .../X86/GlobalISel/x86_64-instructionselect.mir | 580 ++ test/CodeGen/X86/avx512-adc-sbb.ll | 27 + test/CodeGen/X86/avx512-cvt.ll | 12 +- test/CodeGen/X86/avx512-intrinsics.ll | 76 +- test/CodeGen/X86/avx512-load-store.ll | 189 +- test/CodeGen/X86/avx512-mask-op.ll | 1650 ++++ test/CodeGen/X86/avx512-regcall-NoMask.ll | 19 +- test/CodeGen/X86/bitreverse.ll | 573 +- test/CodeGen/X86/codegen-prepare-extload.ll | 15 +- test/CodeGen/X86/combine-abs.ll | 8 +- test/CodeGen/X86/div-rem-simplify.ll | 5 - test/CodeGen/X86/elf-associated.ll | 39 + test/CodeGen/X86/fast-isel-load-i1.ll | 8 + test/CodeGen/X86/file-source-filename.ll | 4 + test/CodeGen/X86/fma.ll | 402 +- test/CodeGen/X86/fp128-i128.ll | 251 +- test/CodeGen/X86/huge-stack-offset2.ll | 62 + test/CodeGen/X86/known-bits-vector.ll | 53 + test/CodeGen/X86/known-signbits-vector.ll | 25 + test/CodeGen/X86/lea-opt-with-debug.mir | 122 + test/CodeGen/X86/memcmp.ll | 269 +- test/CodeGen/X86/mmx-cvt.ll | 2 +- test/CodeGen/X86/mul-constant-i16.ll | 589 ++ test/CodeGen/X86/mul-constant-i32.ll | 515 ++ test/CodeGen/X86/mul-constant-i64.ll | 581 ++ test/CodeGen/X86/neg_cmp.ll | 46 +- test/CodeGen/X86/pr12312.ll | 308 +- test/CodeGen/X86/pr22338.ll | 57 + test/CodeGen/X86/pr32278.ll | 11 + test/CodeGen/X86/pr32284.ll | 32 + test/CodeGen/X86/pr32329.ll | 126 + test/CodeGen/X86/prefixdata.ll | 27 +- test/CodeGen/X86/psubus.ll | 280 +- test/CodeGen/X86/regparm.ll | 48 + test/CodeGen/X86/setcc-wide-types.ll | 140 + test/CodeGen/X86/shuffle-combine-crash-2.ll | 20 + test/CodeGen/X86/sse-regcall.ll | 54 +- test/CodeGen/X86/tail-merge-debugloc.ll | 42 + test/CodeGen/X86/vec_sdiv_to_shift.ll | 14 +- test/CodeGen/X86/vector-compare-results.ll | 31 +- test/CodeGen/X86/vector-sext.ll | 81 +- test/CodeGen/X86/vector-shuffle-256-v4.ll | 89 +- test/CodeGen/X86/vector-shuffle-512-v8.ll | 18 + test/CodeGen/X86/viabs.ll | 142 +- test/CodeGen/X86/vselect-pcmp.ll | 2 - test/CodeGen/X86/win64_eh_leaf2.ll | 22 + test/DebugInfo/ARM/s-super-register.ll | 4 +- test/DebugInfo/MIR/ARM/split-superreg-complex.mir | 122 + test/DebugInfo/PDB/Inputs/longname-truncation.yaml | 26 + test/DebugInfo/PDB/Inputs/one-symbol.yaml | 11 + .../PDB/Native/pdb-native-compilands.test | 65 + test/DebugInfo/PDB/pdb-longname-truncation.test | 3 + test/DebugInfo/PDB/pdb-minimal-construct.test | 11 + test/DebugInfo/PDB/pdbdump-headers.test | 199 +- test/DebugInfo/PDB/pdbdump-readwrite.test | 1 + test/DebugInfo/PDB/pdbdump-yaml-types.test | 4 - test/DebugInfo/PDB/pdbdump-yaml.test | 1 + test/DebugInfo/X86/PR26148.ll | 2 +- test/DebugInfo/X86/dbg-value-const-byref.ll | 4 +- test/DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +- test/DebugInfo/X86/dw_op_minus_direct.ll | 4 +- test/DebugInfo/X86/fission-ranges.ll | 8 +- test/DebugInfo/X86/single-dbg_value.ll | 4 +- test/DebugInfo/X86/single-fi.ll | 40 + test/DebugInfo/X86/split-global.ll | 2 +- test/DebugInfo/X86/subreg.ll | 5 +- test/DebugInfo/X86/subregisters.ll | 6 +- test/DebugInfo/strip-loop-metadata.ll | 44 + test/Instrumentation/InstrProfiling/PR23499.ll | 4 +- test/Instrumentation/InstrProfiling/icall.ll | 6 +- test/Instrumentation/SanitizerCoverage/wineh.ll | 111 + test/MC/AMDGPU/code-object-metadata-kernel-args.s | 68 + test/MC/AMDGPU/code-object-metadata-kernel-attrs.s | 28 + .../code-object-metadata-kernel-code-props.s | 24 + .../code-object-metadata-kernel-debug-props.s | 26 + test/MC/AMDGPU/code-object-metadata-unknown-key.s | 41 + test/MC/AMDGPU/hsa.s | 30 +- test/MC/AMDGPU/literals.s | 8 +- test/MC/AMDGPU/runtime-metadata-1.s | 39 - test/MC/AMDGPU/runtime-metadata-2.s | 39 - test/MC/AMDGPU/runtime-metadata-invalid-1.s | 106 - test/MC/AMDGPU/vop3-modifiers-err.s | 15 + test/MC/AMDGPU/vop3-modifiers.s | 258 + test/MC/AMDGPU/vop3.s | 26 +- test/MC/ARM/branch-disassemble.s | 15 + test/MC/ARM/coff-relocations.s | 14 +- test/MC/ARM/diagnostics.s | 3 + test/MC/ARM/negative-immediates-fail.s | 13 + test/MC/ARM/negative-immediates-thumb1-fail.s | 15 + test/MC/ARM/negative-immediates-thumb1.s | 19 + test/MC/ARM/negative-immediates.s | 128 + test/MC/AsmParser/section_names.s | 20 + test/MC/Disassembler/AMDGPU/vop3_vi.txt | 6 + test/MC/Disassembler/PowerPC/vsx.txt | 4 +- test/MC/ELF/ARM/gnu-type-hash-diagnostics.s | 4 + test/MC/ELF/section.s | 4 + test/MC/Hexagon/bug20416.s | 13 + test/MC/Mips/mips64extins.s | 2 +- test/MC/Mips/sext_64_32.ll | 3 +- test/MC/PowerPC/vsx.s | 9 +- test/MC/X86/line-table-sections.s | 15 + test/Object/Inputs/solaris-nosymbols.yaml | 7 + test/Object/archive-format.test | 12 + test/TableGen/GlobalISelEmitter.td | 148 +- test/ThinLTO/X86/cache.ll | 10 +- test/ThinLTO/X86/distributed_import.ll | 48 +- test/ThinLTO/X86/lazyload_metadata.ll | 6 +- .../CodeGenPrepare/AMDGPU/no-sink-addrspacecast.ll | 2 +- test/Transforms/CodeGenPrepare/basic.ll | 42 +- test/Transforms/CodeGenPrepare/section.ll | 22 + test/Transforms/DeadArgElim/call_profile.ll | 22 + test/Transforms/GVN/invariant.group.ll | 6 +- .../IndVarSimplify/AMDGPU/no-widen-to-i64.ll | 6 +- test/Transforms/InferAddressSpaces/AMDGPU/basic.ll | 16 +- .../AMDGPU/infer-address-space.ll | 10 +- .../InferAddressSpaces/AMDGPU/intrinsics.ll | 12 +- .../InferAddressSpaces/AMDGPU/mem-intrinsics.ll | 28 +- .../AMDGPU/old-pass-regressions.ll | 10 +- .../Transforms/InferAddressSpaces/AMDGPU/select.ll | 42 +- .../InferAddressSpaces/AMDGPU/volatile.ll | 18 +- test/Transforms/Inline/internal-scc-members.ll | 31 + test/Transforms/Inline/monster_scc.ll | 460 + test/Transforms/Inline/prof-update.ll | 39 + .../Transforms/InstCombine/2008-11-20-DivMulRem.ll | 67 - test/Transforms/InstCombine/add-sitofp.ll | 12 +- test/Transforms/InstCombine/bitcast-bigendian.ll | 5 +- test/Transforms/InstCombine/bitreverse-fold.ll | 14 + .../InstCombine/bitreverse-known-bits.ll | 17 + test/Transforms/InstCombine/debuginfo-dce.ll | 106 + .../InstCombine/double-float-shrink-2.ll | 441 +- .../InstCombine/insert-extract-shuffle.ll | 10 +- test/Transforms/InstCombine/memset_chk-1.ll | 8 +- test/Transforms/InstCombine/minmax-fold.ll | 85 +- test/Transforms/InstCombine/objsize.ll | 102 +- test/Transforms/InstCombine/rem.ll | 545 +- test/Transforms/InstCombine/sitofp.ll | 190 +- test/Transforms/InstCombine/srem.ll | 8 - test/Transforms/InstCombine/stpcpy_chk-1.ll | 8 +- test/Transforms/InstCombine/strcpy_chk-1.ll | 10 +- test/Transforms/InstCombine/sub.ll | 199 +- test/Transforms/InstCombine/urem.ll | 50 - test/Transforms/InstCombine/vec_demanded_elts.ll | 17 +- test/Transforms/InstCombine/vector-srem.ll | 13 - .../InstCombine/vector_insertelt_shuffle.ll | 109 +- test/Transforms/InstCombine/zext-or-icmp.ll | 30 + test/Transforms/JumpThreading/thread-loads.ll | 35 + .../LoadStoreVectorizer/AMDGPU/aa-metadata.ll | 2 +- .../AMDGPU/adjust-alloca-alignment.ll | 14 +- .../LoadStoreVectorizer/AMDGPU/extended-index.ll | 10 +- .../LoadStoreVectorizer/AMDGPU/insertion-point.ll | 4 +- .../AMDGPU/interleaved-mayalias-store.ll | 2 +- .../AMDGPU/merge-stores-private.ll | 24 +- .../LoadStoreVectorizer/AMDGPU/merge-stores.ll | 80 +- .../LoadStoreVectorizer/AMDGPU/merge-vectors.ll | 10 +- .../AMDGPU/missing-alignment.ll | 4 +- .../LoadStoreVectorizer/AMDGPU/multiple_tails.ll | 4 +- .../AMDGPU/no-implicit-float.ll | 2 +- .../LoadStoreVectorizer/AMDGPU/optnone.ll | 4 +- .../LoadStoreVectorizer/AMDGPU/pointer-elements.ll | 38 +- .../AMDGPU/store_with_aliasing_load.ll | 2 +- .../AMDGPU/weird-type-accesses.ll | 32 +- .../LoopStrengthReduce/AMDGPU/atomics.ll | 4 +- .../different-addrspace-addressing-mode-loops.ll | 8 +- .../AMDGPU/different-addrspace-crash.ll | 2 +- .../AMDGPU/lsr-postinc-pos-addrspace.ll | 8 +- .../AMDGPU/preserve-addrspace-assert.ll | 2 +- .../Transforms/LoopUnroll/AMDGPU/unroll-barrier.ll | 2 +- .../LoopUnroll/AMDGPU/unroll-for-private.ll | 8 +- .../Transforms/LoopUnroll/peel-loop-irreducible.ll | 36 + .../LoopUnswitch/AMDGPU/divergent-unswitch.ll | 85 + .../LoopUnswitch}/AMDGPU/lit.local.cfg | 0 test/Transforms/LoopUnswitch/crash.ll | 2 +- .../LoopVectorize/AArch64/interleaved_cost.ll | 4 +- .../AMDGPU/unroll-in-loop-vectorizer.ll | 2 +- .../LoopVectorize/ARM/interleaved_cost.ll | 4 +- .../LoopVectorize/X86/consecutive-ptr-uniforms.ll | 44 +- test/Transforms/LoopVectorize/X86/scatter_crash.ll | 106 +- test/Transforms/LoopVectorize/float-induction.ll | 3 +- test/Transforms/LoopVectorize/if-pred-stores.ll | 2 +- .../unroll-novec-memcheck-metadata.ll | 36 + test/Transforms/LoopVectorize/vector-geps.ll | 61 + .../Mem2Reg/preserve-nonnull-load-metadata.ll | 89 + test/Transforms/MemCpyOpt/memcpy.ll | 15 + test/Transforms/MetaRenamer/metarenamer.ll | 15 + test/Transforms/NewGVN/phi-edge-handling.ll | 60 + test/Transforms/NewGVN/pr32403.ll | 65 + .../Inputs/memop_size_annotation.proftext | 27 + .../PGOProfile/Inputs/thinlto_samplepgo_icp.ll | 27 + test/Transforms/PGOProfile/comdat_internal.ll | 4 +- test/Transforms/PGOProfile/memcpy.ll | 35 + .../Transforms/PGOProfile/memop_size_annotation.ll | 59 + .../Transforms/PGOProfile/thinlto_samplepgo_icp.ll | 63 + .../RewriteStatepointsForGC/base-vector.ll | 15 + test/Transforms/SLPVectorizer/AMDGPU/simplebb.ll | 6 +- test/Transforms/SLPVectorizer/X86/bitreverse.ll | 420 +- test/Transforms/SROA/preserve-nonnull.ll | 26 + test/Transforms/SampleProfile/branch.ll | 5 +- ...split-gep-and-gvn-addrspace-addressing-modes.ll | 6 +- .../AMDGPU/reassociate-geps-and-slsr-addrspace.ll | 8 +- test/Transforms/ThinLTOBitcodeWriter/no-type-md.ll | 37 +- test/Transforms/ThinLTOBitcodeWriter/split.ll | 30 +- .../ThinLTOBitcodeWriter/unsplittable.ll | 5 +- .../gold/X86/thinlto_object_suffix_replace.ll | 41 + test/tools/llvm-config/paths.test | 21 + test/tools/llvm-cxxfilt/coff-import.test | 5 + .../Inputs/macho-bind-add-addr-imm-scaled | Bin 0 -> 8456 bytes .../llvm-objdump/Inputs/macho-bind-add_addr_uleb | Bin 0 -> 8456 bytes .../Inputs/macho-bind-bad-opcode-value | Bin 0 -> 8456 bytes .../Inputs/macho-bind-bind-add-addr-uleb | Bin 0 -> 8456 bytes .../Inputs/macho-bind-do-bind-no-segIndex | Bin 0 -> 8456 bytes .../Inputs/macho-bind-dylib-ordinal-uleb | Bin 0 -> 8456 bytes ...macho-bind-dylib-ordinal-uleb-malformed-uleb128 | Bin 0 -> 8456 bytes .../Inputs/macho-bind-dylib-ordinal-uleb-too-big | Bin 0 -> 8456 bytes .../Inputs/macho-bind-dylib-special-imm | Bin 0 -> 8456 bytes .../llvm-objdump/Inputs/macho-bind-seg-too-big | Bin 0 -> 8456 bytes .../llvm-objdump/Inputs/macho-bind-segoff-too-big | Bin 0 -> 8456 bytes .../llvm-objdump/Inputs/macho-bind-set-addend-sleb | Bin 0 -> 8456 bytes .../llvm-objdump/Inputs/macho-bind-set-symbol | Bin 0 -> 8456 bytes .../llvm-objdump/Inputs/macho-bind-set-type-imm | Bin 0 -> 8456 bytes .../Inputs/macho-bind-uleb-times-skipping-uleb | Bin 0 -> 8456 bytes .../Inputs/macho-do-bind-no-dylib-ordinal | Bin 0 -> 8456 bytes .../llvm-objdump/Inputs/macho-do-bind-no-symbol | Bin 0 -> 8456 bytes test/tools/llvm-objdump/X86/malformed-machos.test | 4 +- test/tools/llvm-objdump/macho-bad-bind.test | 50 + test/tools/llvm-profdata/memop-size-prof.proftext | 123 + tools/bugpoint/bugpoint.cpp | 3 +- tools/gold/gold-plugin.cpp | 67 +- tools/llvm-cxxfilt/llvm-cxxfilt.cpp | 6 + tools/llvm-lto2/llvm-lto2.cpp | 11 +- tools/llvm-objdump/MachODump.cpp | 160 +- tools/llvm-objdump/llvm-objdump.cpp | 18 +- tools/llvm-objdump/llvm-objdump.h | 16 +- tools/llvm-pdbdump/Diff.cpp | 306 +- tools/llvm-pdbdump/LLVMOutputStyle.cpp | 9 +- tools/llvm-pdbdump/LLVMOutputStyle.h | 1 + tools/llvm-pdbdump/LinePrinter.cpp | 7 +- tools/llvm-pdbdump/LinePrinter.h | 4 +- tools/llvm-pdbdump/PdbYaml.cpp | 63 +- tools/llvm-pdbdump/PdbYaml.h | 29 +- tools/llvm-pdbdump/YAMLOutputStyle.cpp | 5 +- tools/llvm-pdbdump/YamlTypeDumper.cpp | 6 +- tools/llvm-pdbdump/llvm-pdbdump.cpp | 104 +- tools/llvm-pdbdump/llvm-pdbdump.h | 1 + tools/llvm-profdata/llvm-profdata.cpp | 39 +- tools/llvm-readobj/ELFDumper.cpp | 6 +- tools/llvm-readobj/ObjDumper.h | 2 +- tools/llvm-readobj/llvm-readobj.cpp | 11 +- tools/msbuild/CMakeLists.txt | 2 +- tools/opt/opt.cpp | 23 +- tools/sancov/coverage-report-server.py | 4 +- unittests/ADT/StringMapTest.cpp | 29 + unittests/ADT/StringRefTest.cpp | 2 + .../ExecutionEngine/Orc/IndirectionUtilsTest.cpp | 16 +- unittests/IR/AttributesTest.cpp | 20 +- unittests/IR/IRBuilderTest.cpp | 1 + unittests/IR/InstructionsTest.cpp | 8 +- unittests/IR/LegacyPassManagerTest.cpp | 17 +- unittests/IR/ValueTest.cpp | 2 +- unittests/IR/VerifierTest.cpp | 6 +- unittests/Support/CMakeLists.txt | 1 + unittests/Support/CachePruningTest.cpp | 71 + unittests/Support/CommandLineTest.cpp | 76 +- unittests/Support/MD5Test.cpp | 4 +- unittests/Support/Path.cpp | 377 +- unittests/Transforms/Utils/Cloning.cpp | 2 +- unittests/Transforms/Utils/IntegerDivision.cpp | 16 +- utils/FileCheck/FileCheck.cpp | 2 +- utils/TableGen/GlobalISelEmitter.cpp | 584 +- utils/TableGen/IntrinsicEmitter.cpp | 20 +- utils/TableGen/RegisterInfoEmitter.cpp | 8 +- utils/gdb-scripts/prettyprinters.py | 108 + utils/lit/tests/unit/TestRunner.py | 4 +- utils/update_llc_test_checks.py | 22 + 1593 files changed, 67584 insertions(+), 22066 deletions(-) create mode 100644 include/llvm/CodeGen/ExecutionDepsFix.h create mode 100644 include/llvm/DebugInfo/PDB/Native/Formatters.h create mode 100644 include/llvm/DebugInfo/PDB/Native/ModInfoBuilder.h create mode 100644 include/llvm/DebugInfo/PDB/Native/NativeCompilandSymbol.h create mode 100644 include/llvm/DebugInfo/PDB/Native/NativeEnumModules.h create mode 100644 include/llvm/Target/GlobalISel/Target.td delete mode 100644 lib/DebugInfo/CodeView/TypeRecord.cpp create mode 100644 lib/DebugInfo/PDB/Native/ModInfoBuilder.cpp create mode 100644 lib/DebugInfo/PDB/Native/NativeCompilandSymbol.cpp create mode 100644 lib/DebugInfo/PDB/Native/NativeEnumModules.cpp create mode 100644 lib/Fuzzer/FuzzerExtraCounters.cpp create mode 100644 lib/Fuzzer/test/TableLookupTest.cpp create mode 100644 lib/Fuzzer/test/TwoDifferentBugsTest.cpp create mode 100644 lib/Fuzzer/test/disable-leaks.test create mode 100644 lib/Fuzzer/test/equivalence-signals.test create mode 100644 lib/Fuzzer/test/extra-counters.test create mode 100644 lib/Fuzzer/test/merge-summary.test create mode 100644 lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp create mode 100644 lib/Target/AMDGPU/AMDGPUAliasAnalysis.h delete mode 100644 lib/Target/AMDGPU/AMDGPURuntimeMetadata.h create mode 100644 lib/Target/AMDGPU/GCNIterativeScheduler.cpp create mode 100644 lib/Target/AMDGPU/GCNIterativeScheduler.h create mode 100644 lib/Target/AMDGPU/GCNMinRegStrategy.cpp create mode 100644 lib/Target/AMDGPU/GCNRegPressure.cpp create mode 100644 lib/Target/AMDGPU/GCNRegPressure.h create mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPUCodeObjectMetadata.h create mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPUCodeObjectMetadataStreamer.cpp create mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPUCodeObjectMetadataStreamer.h delete mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPURuntimeMD.cpp delete mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPURuntimeMD.h create mode 100644 lib/Target/AMDGPU/SIPeepholeSDWA.cpp create mode 100644 test/Analysis/ConstantFolding/timeout.ll create mode 100644 test/Analysis/CostModel/SystemZ/intrinsic-cost-crash.ll create mode 100644 test/Analysis/LazyValueAnalysis/lvi-after-jumpthreading.ll create mode 100644 test/Analysis/ScalarEvolution/sext-mul.ll create mode 100644 test/Analysis/ScalarEvolution/sext-zero.ll create mode 100644 test/Analysis/ScalarEvolution/tripmultiple_calculation.ll create mode 100644 test/Bitcode/compatibility-4.0.ll create mode 100644 test/Bitcode/compatibility-4.0.ll.bc delete mode 100644 test/CodeGen/AArch64/GlobalISel/arm64-instructionselect-xor.mir delete mode 100644 test/CodeGen/AArch64/GlobalISel/arm64-instructionselect.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-binop.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-bitcast.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-br.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-constant.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-dbg-value.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-fp-casts.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-int-ext.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-int-ptr-casts.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-load.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-property.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-store.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-trunc.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-xor.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select.mir create mode 100644 test/CodeGen/AArch64/dag-numsignbits.ll create mode 100644 test/CodeGen/AArch64/ldst-opt-aa.mir create mode 100644 test/CodeGen/AArch64/machine-outliner.ll create mode 100644 test/CodeGen/AArch64/pr27816.ll create mode 100644 test/CodeGen/AArch64/prefixdata.ll create mode 100644 test/CodeGen/AMDGPU/code-object-metadata-from-llvm-ir-full.ll create mode 100644 test/CodeGen/AMDGPU/code-object-metadata-invalid-ocl-version-1.ll create mode 100644 test/CodeGen/AMDGPU/code-object-metadata-invalid-ocl-version-2.ll create mode 100644 test/CodeGen/AMDGPU/code-object-metadata-invalid-ocl-version-3.ll create mode 100644 test/CodeGen/AMDGPU/code-object-metadata-kernel-code-props.ll create mode 100644 test/CodeGen/AMDGPU/code-object-metadata-kernel-debug-props.ll create mode 100644 test/CodeGen/AMDGPU/early-inline-alias.ll create mode 100644 test/CodeGen/AMDGPU/early-inline.ll delete mode 100644 test/CodeGen/AMDGPU/invalid-opencl-version-metadata1.ll delete mode 100644 test/CodeGen/AMDGPU/invalid-opencl-version-metadata2.ll delete mode 100644 test/CodeGen/AMDGPU/invalid-opencl-version-metadata3.ll delete mode 100644 test/CodeGen/AMDGPU/runtime-metadata.ll create mode 100644 test/CodeGen/AMDGPU/schedule-regpressure-limit2.ll create mode 100644 test/CodeGen/AMDGPU/sdwa-peephole.ll create mode 100644 test/CodeGen/AMDGPU/splitkit.mir create mode 100644 test/CodeGen/AMDGPU/vectorize-global-local.ll create mode 100644 test/CodeGen/ARM/no-cmov2bfi.ll create mode 100644 test/CodeGen/ARM/prera-ldst-aliasing.mir create mode 100644 test/CodeGen/ARM/v6-jumptable-clobber.mir create mode 100644 test/CodeGen/Generic/pr24662.ll create mode 100644 test/CodeGen/Hexagon/loop-idiom/pmpy-infinite-loop.ll create mode 100644 test/CodeGen/Hexagon/loop-idiom/pmpy-mod.ll create mode 100644 test/CodeGen/MIR/X86/dynamic-regmask.ll delete mode 100644 test/CodeGen/MIR/X86/used-physical-register-info.mir create mode 100644 test/CodeGen/Mips/cins.ll create mode 100644 test/CodeGen/Mips/dext.ll create mode 100644 test/CodeGen/PowerPC/atomics-regression.ll create mode 100644 test/CodeGen/SystemZ/expand-zext-pseudo.ll create mode 100644 test/CodeGen/SystemZ/fold-memory-op-impl.ll create mode 100644 test/CodeGen/SystemZ/splitMove_undefReg_mverifier.ll create mode 100644 test/CodeGen/SystemZ/vec-cmp-cmp-logic-select.ll create mode 100644 test/CodeGen/SystemZ/vec-cmpsel.ll create mode 100644 test/CodeGen/SystemZ/vec-trunc-to-i1.ll create mode 100644 test/CodeGen/X86/DynamicCalleeSavedRegisters.ll create mode 100644 test/CodeGen/X86/GlobalISel/memop-isel.ll create mode 100644 test/CodeGen/X86/avx512-adc-sbb.ll create mode 100644 test/CodeGen/X86/elf-associated.ll create mode 100644 test/CodeGen/X86/file-source-filename.ll create mode 100644 test/CodeGen/X86/huge-stack-offset2.ll create mode 100644 test/CodeGen/X86/lea-opt-with-debug.mir create mode 100644 test/CodeGen/X86/mul-constant-i16.ll create mode 100644 test/CodeGen/X86/mul-constant-i32.ll create mode 100644 test/CodeGen/X86/mul-constant-i64.ll create mode 100644 test/CodeGen/X86/pr22338.ll create mode 100644 test/CodeGen/X86/pr32278.ll create mode 100644 test/CodeGen/X86/pr32284.ll create mode 100644 test/CodeGen/X86/pr32329.ll create mode 100644 test/CodeGen/X86/regparm.ll create mode 100644 test/CodeGen/X86/setcc-wide-types.ll create mode 100644 test/CodeGen/X86/shuffle-combine-crash-2.ll create mode 100644 test/CodeGen/X86/tail-merge-debugloc.ll create mode 100644 test/CodeGen/X86/win64_eh_leaf2.ll create mode 100644 test/DebugInfo/MIR/ARM/split-superreg-complex.mir create mode 100644 test/DebugInfo/PDB/Inputs/longname-truncation.yaml create mode 100644 test/DebugInfo/PDB/Inputs/one-symbol.yaml create mode 100644 test/DebugInfo/PDB/Native/pdb-native-compilands.test create mode 100644 test/DebugInfo/PDB/pdb-longname-truncation.test create mode 100644 test/DebugInfo/PDB/pdb-minimal-construct.test create mode 100644 test/DebugInfo/X86/single-fi.ll create mode 100644 test/Instrumentation/SanitizerCoverage/wineh.ll create mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-args.s create mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-attrs.s create mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-code-props.s create mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-debug-props.s create mode 100644 test/MC/AMDGPU/code-object-metadata-unknown-key.s delete mode 100644 test/MC/AMDGPU/runtime-metadata-1.s delete mode 100644 test/MC/AMDGPU/runtime-metadata-2.s delete mode 100644 test/MC/AMDGPU/runtime-metadata-invalid-1.s create mode 100644 test/MC/AMDGPU/vop3-modifiers-err.s create mode 100644 test/MC/AMDGPU/vop3-modifiers.s create mode 100644 test/MC/ARM/branch-disassemble.s create mode 100644 test/MC/ARM/negative-immediates-fail.s create mode 100644 test/MC/ARM/negative-immediates-thumb1-fail.s create mode 100644 test/MC/ARM/negative-immediates-thumb1.s create mode 100644 test/MC/ARM/negative-immediates.s create mode 100644 test/MC/Hexagon/bug20416.s create mode 100644 test/MC/X86/line-table-sections.s create mode 100644 test/Object/Inputs/solaris-nosymbols.yaml create mode 100644 test/Transforms/DeadArgElim/call_profile.ll create mode 100644 test/Transforms/Inline/internal-scc-members.ll create mode 100644 test/Transforms/Inline/monster_scc.ll create mode 100644 test/Transforms/Inline/prof-update.ll delete mode 100644 test/Transforms/InstCombine/2008-11-20-DivMulRem.ll create mode 100644 test/Transforms/InstCombine/debuginfo-dce.ll delete mode 100644 test/Transforms/InstCombine/srem.ll delete mode 100644 test/Transforms/InstCombine/urem.ll delete mode 100644 test/Transforms/InstCombine/vector-srem.ll create mode 100644 test/Transforms/LoopUnroll/peel-loop-irreducible.ll create mode 100644 test/Transforms/LoopUnswitch/AMDGPU/divergent-unswitch.ll copy test/{Analysis/CostModel => Transforms/LoopUnswitch}/AMDGPU/lit.local.cfg (100%) create mode 100644 test/Transforms/LoopVectorize/unroll-novec-memcheck-metadata.ll create mode 100644 test/Transforms/LoopVectorize/vector-geps.ll create mode 100644 test/Transforms/Mem2Reg/preserve-nonnull-load-metadata.ll create mode 100644 test/Transforms/NewGVN/phi-edge-handling.ll create mode 100644 test/Transforms/NewGVN/pr32403.ll create mode 100644 test/Transforms/PGOProfile/Inputs/memop_size_annotation.proftext create mode 100644 test/Transforms/PGOProfile/Inputs/thinlto_samplepgo_icp.ll create mode 100644 test/Transforms/PGOProfile/memcpy.ll create mode 100644 test/Transforms/PGOProfile/memop_size_annotation.ll create mode 100644 test/Transforms/PGOProfile/thinlto_samplepgo_icp.ll create mode 100644 test/Transforms/SROA/preserve-nonnull.ll create mode 100644 test/tools/gold/X86/thinlto_object_suffix_replace.ll create mode 100644 test/tools/llvm-config/paths.test create mode 100644 test/tools/llvm-cxxfilt/coff-import.test create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-add-addr-imm-scaled create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-add_addr_uleb create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-bad-opcode-value create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-bind-add-addr-uleb create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-do-bind-no-segIndex create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-dylib-ordinal-uleb create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-dylib-ordinal-uleb-ma [...] create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-dylib-ordinal-uleb-too-big create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-dylib-special-imm create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-seg-too-big create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-segoff-too-big create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-set-addend-sleb create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-set-symbol create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-set-type-imm create mode 100755 test/tools/llvm-objdump/Inputs/macho-bind-uleb-times-skipping-uleb create mode 100755 test/tools/llvm-objdump/Inputs/macho-do-bind-no-dylib-ordinal create mode 100755 test/tools/llvm-objdump/Inputs/macho-do-bind-no-symbol create mode 100644 test/tools/llvm-objdump/macho-bad-bind.test create mode 100644 test/tools/llvm-profdata/memop-size-prof.proftext create mode 100644 unittests/Support/CachePruningTest.cpp