This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from b80d8da [BasicAA] Extend inbound GEP negative offset logic to GlobalV [...] new faf7289 AMDGPU/SI: Enable load-store-opt by default. new 6b9dd0c [AArch64] Generate rev16/rev32 from bswap + srl when upper bi [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AArch64/AArch64ISelLowering.cpp | 32 +++++++++++++++++++++- lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 2 +- test/CodeGen/AArch64/arm64-rev.ll | 27 ++++++++++++++++++ test/CodeGen/AMDGPU/address-space.ll | 3 +- test/CodeGen/AMDGPU/ctpop.ll | 6 ++-- test/CodeGen/AMDGPU/drop-mem-operand-move-smrd.ll | 3 +- test/CodeGen/AMDGPU/fceil64.ll | 4 +-- test/CodeGen/AMDGPU/fmax3.ll | 12 ++++---- test/CodeGen/AMDGPU/fmin3.ll | 12 ++++---- test/CodeGen/AMDGPU/global-extload-i1.ll | 4 +-- test/CodeGen/AMDGPU/global-extload-i16.ll | 4 +-- test/CodeGen/AMDGPU/global-extload-i32.ll | 4 +-- test/CodeGen/AMDGPU/global-extload-i8.ll | 4 +-- test/CodeGen/AMDGPU/indirect-private-64.ll | 12 ++++++-- test/CodeGen/AMDGPU/llvm.AMDGPU.rsq.clamped.f64.ll | 9 +++--- test/CodeGen/AMDGPU/llvm.amdgcn.rsq.clamp.ll | 9 +++--- test/CodeGen/AMDGPU/llvm.memcpy.ll | 14 ++++------ test/CodeGen/AMDGPU/load-i1.ll | 4 +-- test/CodeGen/AMDGPU/local-64.ll | 18 ++++-------- test/CodeGen/AMDGPU/local-memory-two-objects.ll | 4 +-- test/CodeGen/AMDGPU/missing-store.ll | 4 +-- test/CodeGen/AMDGPU/reorder-stores.ll | 6 ++-- test/CodeGen/AMDGPU/sdiv.ll | 4 +-- test/CodeGen/AMDGPU/shift-i64-opts.ll | 8 +++--- test/CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll | 10 +++---- test/CodeGen/AMDGPU/store.ll | 3 +- test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 6 ++-- test/CodeGen/AMDGPU/xor.ll | 4 +-- 28 files changed, 138 insertions(+), 94 deletions(-)