This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch aarch64/sve-acle-branch in repository gcc.
from 9002a9df78e [SVE ACLE] Add svaddv new 4389eabe7a7 [SVE ACLE] Add svadda new 21173a02523 [SVE ACLE] Add svadr[bhwd] new 9ce4160f86d [SVE ACLE] Use unpredicated form of wide LSL new aca7ce2ea9f [SVE ACLE] Add svlsr and svasr new 0a6c1445565 [SVE ACLE] Add svtbl
The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/aarch64/aarch64-sve-builtins.c | 513 ++++++++++++++++----- gcc/config/aarch64/aarch64-sve-builtins.def | 28 ++ gcc/config/aarch64/aarch64-sve.md | 150 ++++-- gcc/config/aarch64/iterators.md | 11 +- gcc/config/aarch64/predicates.md | 7 + .../gcc.target/aarch64/sve-acle/asm/adda_f16.c | 87 ++++ .../gcc.target/aarch64/sve-acle/asm/adda_f32.c | 87 ++++ .../gcc.target/aarch64/sve-acle/asm/adda_f64.c | 87 ++++ .../gcc.target/aarch64/sve-acle/asm/adrb.c | 58 +++ .../gcc.target/aarch64/sve-acle/asm/adrd.c | 58 +++ .../gcc.target/aarch64/sve-acle/asm/adrh.c | 58 +++ .../gcc.target/aarch64/sve-acle/asm/adrw.c | 58 +++ .../gcc.target/aarch64/sve-acle/asm/asr_s16.c | 399 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/asr_s32.c | 399 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/asr_s64.c | 409 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/asr_s8.c | 399 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/asr_wide_s16.c | 92 ++++ .../gcc.target/aarch64/sve-acle/asm/asr_wide_s32.c | 92 ++++ .../gcc.target/aarch64/sve-acle/asm/asr_wide_s8.c | 92 ++++ .../gcc.target/aarch64/sve-acle/asm/lsl_s16.c | 232 +++------- .../gcc.target/aarch64/sve-acle/asm/lsl_s32.c | 232 +++------- .../gcc.target/aarch64/sve-acle/asm/lsl_s64.c | 227 +++------ .../gcc.target/aarch64/sve-acle/asm/lsl_s8.c | 232 +++------- .../gcc.target/aarch64/sve-acle/asm/lsl_u16.c | 232 +++------- .../gcc.target/aarch64/sve-acle/asm/lsl_u32.c | 232 +++------- .../gcc.target/aarch64/sve-acle/asm/lsl_u64.c | 227 +++------ .../gcc.target/aarch64/sve-acle/asm/lsl_u8.c | 232 +++------- .../gcc.target/aarch64/sve-acle/asm/lsl_wide_s16.c | 53 ++- .../gcc.target/aarch64/sve-acle/asm/lsl_wide_s32.c | 53 ++- .../gcc.target/aarch64/sve-acle/asm/lsl_wide_s8.c | 53 ++- .../gcc.target/aarch64/sve-acle/asm/lsl_wide_u16.c | 53 ++- .../gcc.target/aarch64/sve-acle/asm/lsl_wide_u32.c | 53 ++- .../gcc.target/aarch64/sve-acle/asm/lsl_wide_u8.c | 53 ++- .../gcc.target/aarch64/sve-acle/asm/lsr_u16.c | 399 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/lsr_u32.c | 399 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/lsr_u64.c | 409 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/lsr_u8.c | 399 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/lsr_wide_u16.c | 92 ++++ .../gcc.target/aarch64/sve-acle/asm/lsr_wide_u32.c | 92 ++++ .../gcc.target/aarch64/sve-acle/asm/lsr_wide_u8.c | 92 ++++ .../gcc.target/aarch64/sve-acle/asm/tbl_f16.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_f32.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_f64.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_s16.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_s32.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_s64.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_s8.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_u16.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_u32.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_u64.c | 31 ++ .../gcc.target/aarch64/sve-acle/asm/tbl_u8.c | 31 ++ .../aarch64/sve-acle/asm/test_sve_acle.h | 25 + .../gcc.target/aarch64/sve-acle/general-c/adda_1.c | 21 + .../gcc.target/aarch64/sve-acle/general-c/adrb_1.c | 38 ++ .../gcc.target/aarch64/sve-acle/general-c/adrh_1.c | 38 ++ .../gcc.target/aarch64/sve-acle/general-c/dot_2.c | 22 +- .../gcc.target/aarch64/sve-acle/general-c/tbl_1.c | 41 ++ gcc/testsuite/gcc.target/aarch64/sve/adr_1.c | 46 ++ .../aarch64/sve/{loop_add_4_run.c => adr_1_run.c} | 13 +- gcc/testsuite/gcc.target/aarch64/sve/adr_2.c | 21 + gcc/testsuite/gcc.target/aarch64/sve/adr_2_run.c | 5 + gcc/testsuite/gcc.target/aarch64/sve/adr_3.c | 21 + gcc/testsuite/gcc.target/aarch64/sve/adr_3_run.c | 5 + gcc/testsuite/gcc.target/aarch64/sve/adr_4.c | 9 + gcc/testsuite/gcc.target/aarch64/sve/adr_4_run.c | 5 + 65 files changed, 6186 insertions(+), 1595 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/adda_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/adda_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/adda_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/adrb.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/adrd.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/adrh.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/adrw.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/asr_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/asr_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/asr_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/asr_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/asr_wide_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/asr_wide_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/asr_wide_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/lsr_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/lsr_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/lsr_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/lsr_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/lsr_wide_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/lsr_wide_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/lsr_wide_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/tbl_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/general-c/adda_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/general-c/adrb_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/general-c/adrh_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/general-c/tbl_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_1.c copy gcc/testsuite/gcc.target/aarch64/sve/{loop_add_4_run.c => adr_1_run.c} (68%) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_4_run.c