This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 71beb00 [Thumb] Don't try and emit LDRH/LDRB from the constant pool new 8bebbdc [X86] Don't randomly encode %rip where illegal new 20d3d70 Revert "[mips] Add rsqrt, recip for MIPS"
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 12 ++------ lib/Target/Mips/MicroMips32r6InstrInfo.td | 19 ++++++++++++ lib/Target/Mips/MicroMipsInstrFPU.td | 10 ------ lib/Target/Mips/MipsInstrFPU.td | 10 ------ lib/Target/Mips/MipsInstrInfo.td | 36 ++-------------------- lib/Target/Mips/MipsSchedule.td | 8 ----- lib/Target/Mips/MipsScheduleGeneric.td | 4 --- lib/Target/Mips/MipsScheduleP5600.td | 3 -- lib/Target/X86/AsmParser/X86AsmParser.cpp | 29 ++++++++++++++--- lib/Target/X86/X86RegisterInfo.td | 2 ++ .../Disassembler/Mips/micromips32r3/valid-el.txt | 4 --- test/MC/Disassembler/Mips/micromips32r3/valid.txt | 4 --- .../Mips/mips32r2/valid-mips32r2-el.txt | 4 --- .../Disassembler/Mips/mips32r2/valid-mips32r2.txt | 4 --- .../Mips/mips32r2/valid-xfail-mips32r2.txt | 4 +++ .../Mips/mips32r3/valid-mips32r3-el.txt | 4 --- .../Disassembler/Mips/mips32r3/valid-mips32r3.txt | 4 --- .../Mips/mips32r3/valid-xfail-mips32r3.txt | 4 +++ .../Mips/mips32r5/valid-mips32r5-el.txt | 4 --- .../Disassembler/Mips/mips32r5/valid-mips32r5.txt | 4 --- .../Mips/mips32r5/valid-xfail-mips32r5.txt | 4 +++ .../Mips/mips32r6/valid-mips32r6-el.txt | 4 --- .../Disassembler/Mips/mips32r6/valid-mips32r6.txt | 4 --- test/MC/Disassembler/Mips/mips4/valid-mips4-el.txt | 6 +--- test/MC/Disassembler/Mips/mips4/valid-mips4.txt | 4 --- .../Disassembler/Mips/mips4/valid-xfail-mips4.txt | 4 +++ .../Disassembler/Mips/mips64/valid-mips64-el.txt | 4 --- .../Mips/mips64/valid-mips64-xfail.txt | 4 +++ test/MC/Disassembler/Mips/mips64/valid-mips64.txt | 4 --- .../Mips/mips64r2/valid-mips64r2-el.txt | 4 --- .../Disassembler/Mips/mips64r2/valid-mips64r2.txt | 4 --- .../Mips/mips64r2/valid-xfail-mips64r2.txt | 4 +++ .../Mips/mips64r3/valid-mips64r3-el.txt | 4 --- .../Disassembler/Mips/mips64r3/valid-mips64r3.txt | 8 ++--- .../Mips/mips64r3/valid-xfail-mips64r3.txt | 4 +++ .../Mips/mips64r5/valid-mips64r5-el.txt | 4 --- .../Disassembler/Mips/mips64r5/valid-mips64r5.txt | 4 --- .../Mips/mips64r5/valid-xfail-mips64r5.txt | 4 +++ .../Mips/mips64r6/valid-mips64r6-el.txt | 4 --- .../Disassembler/Mips/mips64r6/valid-mips64r6.txt | 4 --- test/MC/Mips/macro-li-bad.s | 4 +-- test/MC/Mips/macro-li.s | 8 ----- test/MC/Mips/micromips/valid.s | 4 --- test/MC/Mips/mips32r2/valid-xfail.s | 4 +++ test/MC/Mips/mips32r2/valid.s | 4 --- test/MC/Mips/mips32r3/valid-xfail.s | 4 +++ test/MC/Mips/mips32r3/valid.s | 4 --- test/MC/Mips/mips32r5/valid-xfail.s | 4 +++ test/MC/Mips/mips32r5/valid.s | 4 --- test/MC/Mips/mips32r6/valid.s | 4 --- test/MC/Mips/mips4/valid-xfail.s | 4 +++ test/MC/Mips/mips4/valid.s | 4 --- test/MC/Mips/mips5/valid-xfail.s | 4 +++ test/MC/Mips/mips5/valid.s | 4 --- test/MC/Mips/mips64/valid-xfail.s | 4 +++ test/MC/Mips/mips64/valid.s | 4 --- test/MC/Mips/mips64r2/valid-xfail.s | 4 +++ test/MC/Mips/mips64r2/valid.s | 4 --- test/MC/Mips/mips64r3/valid-xfail.s | 4 +++ test/MC/Mips/mips64r3/valid.s | 4 --- test/MC/Mips/mips64r5/valid-xfail.s | 4 +++ test/MC/Mips/mips64r5/valid.s | 4 --- test/MC/Mips/mips64r6/valid.s | 4 --- test/MC/X86/intel-syntax-error.s | 5 +++ test/MC/X86/x86_errors.s | 8 +++++ 65 files changed, 138 insertions(+), 230 deletions(-)