This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 80781fec87f [Attributor][Fix] Initialize the cache prior to using it new 85abf858b23 [RISCV] Switch to the Machine Scheduler
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/RISCV/RISCVSubtarget.h | 1 + test/CodeGen/RISCV/add-before-shl.ll | 34 +- test/CodeGen/RISCV/addc-adde-sube-subc.ll | 4 +- test/CodeGen/RISCV/addcarry.ll | 28 +- test/CodeGen/RISCV/alloca.ll | 4 +- test/CodeGen/RISCV/alu64.ll | 22 +- test/CodeGen/RISCV/arith-with-overflow.ll | 46 +- test/CodeGen/RISCV/atomic-cmpxchg-flag.ll | 2 +- test/CodeGen/RISCV/atomic-cmpxchg.ll | 1290 +-- test/CodeGen/RISCV/atomic-rmw.ll | 10598 ++++++++++--------- test/CodeGen/RISCV/bare-select.ll | 16 +- test/CodeGen/RISCV/blockaddress.ll | 10 +- test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll | 112 +- test/CodeGen/RISCV/callee-saved-fpr32s.ll | 20 +- test/CodeGen/RISCV/callee-saved-fpr64s.ll | 19 +- test/CodeGen/RISCV/callee-saved-gprs.ll | 117 +- .../RISCV/calling-conv-ilp32-ilp32f-common.ll | 44 +- .../calling-conv-ilp32-ilp32f-ilp32d-common.ll | 312 +- test/CodeGen/RISCV/calling-conv-ilp32.ll | 20 +- test/CodeGen/RISCV/calling-conv-ilp32d.ll | 144 +- .../RISCV/calling-conv-ilp32f-ilp32d-common.ll | 98 +- .../RISCV/calling-conv-lp64-lp64f-lp64d-common.ll | 168 +- test/CodeGen/RISCV/calling-conv-lp64.ll | 20 +- test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll | 28 +- test/CodeGen/RISCV/codemodel-lowering.ll | 18 +- test/CodeGen/RISCV/compress.ll | 4 +- test/CodeGen/RISCV/div.ll | 2 +- test/CodeGen/RISCV/double-arith.ll | 46 +- test/CodeGen/RISCV/double-bitmanip-dagcombines.ll | 2 +- test/CodeGen/RISCV/double-br-fcmp.ll | 16 +- test/CodeGen/RISCV/double-calling-conv.ll | 20 +- test/CodeGen/RISCV/double-convert.ll | 6 +- test/CodeGen/RISCV/double-fcmp.ll | 16 +- test/CodeGen/RISCV/double-imm.ll | 10 +- test/CodeGen/RISCV/double-intrinsics.ll | 55 +- test/CodeGen/RISCV/double-mem.ll | 73 +- test/CodeGen/RISCV/double-previous-failure.ll | 2 +- test/CodeGen/RISCV/double-select-fcmp.ll | 50 +- test/CodeGen/RISCV/double-stack-spill-restore.ll | 6 +- test/CodeGen/RISCV/float-arith.ll | 76 +- test/CodeGen/RISCV/float-br-fcmp.ll | 32 +- test/CodeGen/RISCV/float-convert.ll | 12 +- test/CodeGen/RISCV/float-fcmp.ll | 32 +- test/CodeGen/RISCV/float-imm.ll | 20 +- test/CodeGen/RISCV/float-intrinsics.ll | 34 +- test/CodeGen/RISCV/float-mem.ll | 84 +- test/CodeGen/RISCV/float-select-fcmp.ll | 44 +- test/CodeGen/RISCV/fp128.ll | 86 +- test/CodeGen/RISCV/frame-info.ll | 6 +- test/CodeGen/RISCV/get-setcc-result-type.ll | 24 +- test/CodeGen/RISCV/hoist-global-addr-base.ll | 4 +- test/CodeGen/RISCV/imm-cse.ll | 24 +- test/CodeGen/RISCV/imm.ll | 8 +- test/CodeGen/RISCV/indirectbr.ll | 4 +- test/CodeGen/RISCV/inline-asm-d-constraint-f.ll | 12 +- test/CodeGen/RISCV/inline-asm-f-constraint-f.ll | 24 +- test/CodeGen/RISCV/interrupt-attr-nocall.ll | 48 +- test/CodeGen/RISCV/legalize-fneg.ll | 38 +- test/CodeGen/RISCV/lsr-legaladdimm.ll | 24 +- test/CodeGen/RISCV/mem.ll | 45 +- test/CodeGen/RISCV/mem64.ll | 58 +- test/CodeGen/RISCV/mul.ll | 2 +- test/CodeGen/RISCV/remat.ll | 54 +- test/CodeGen/RISCV/rv64f-float-convert.ll | 6 +- test/CodeGen/RISCV/rv64i-complex-float.ll | 14 +- test/CodeGen/RISCV/rv64i-w-insts-legalization.ll | 36 +- test/CodeGen/RISCV/select-optimize-multiple.ll | 146 +- test/CodeGen/RISCV/setcc-logic.ll | 28 +- test/CodeGen/RISCV/shifts.ll | 114 +- test/CodeGen/RISCV/split-offsets.ll | 58 +- .../RISCV/umulo-128-legalisation-lowering.ll | 200 +- test/CodeGen/RISCV/vararg.ll | 258 +- test/CodeGen/RISCV/zext-with-load-is-free.ll | 8 +- 73 files changed, 7664 insertions(+), 7482 deletions(-)