This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 43a268ac53e PowerPC: support external pid instructions in MC layer. new bbc0301b617 [Docs] Fix typo in scheduler model documentation. enumemati [...] new fb7278bd09f [X86] Add CMPSDrr/rm to the scheduler models. new 73043b6202e [X86] Rename some instructions so that 'b' is added as a su [...] new 15efc6e596f [X86] Fix scheduler models to support ADD32ri in addition t [...] new 109ab07ce85 [X86] Add IN16/OUT16 to scheduling information for Haswell, [...] new ce74d6adc2c [X86] Add LEA64_32r to scheduler models for Sandybridge,Has [...] new 0e58de2fa39 [X86] Add MOVQI2PQIrm, MOVSDmr, and MOVSDrm to scheduler in [...] new 237da2f320c [X86] Fix duplicate entries in skylake server scheduler mod [...]
The 8 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: docs/WritingAnLLVMBackend.rst | 2 +- lib/Target/X86/X86InstrAVX512.td | 24 +++++----- lib/Target/X86/X86InstrInfo.cpp | 12 ++--- lib/Target/X86/X86SchedBroadwell.td | 47 ++++++++++--------- lib/Target/X86/X86SchedHaswell.td | 47 ++++++++++--------- lib/Target/X86/X86SchedSandyBridge.td | 39 +++++++++------- lib/Target/X86/X86SchedSkylakeClient.td | 47 ++++++++++--------- lib/Target/X86/X86SchedSkylakeServer.td | 71 +++++++++++++++-------------- test/CodeGen/X86/avx512-shuffle-schedule.ll | 32 ++++++------- test/CodeGen/X86/memcpy-2.ll | 8 ++-- test/CodeGen/X86/sse2-schedule.ll | 10 ++-- 11 files changed, 182 insertions(+), 157 deletions(-)