This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig in repository toolchain/ci/llvm-project.
from 8682d29a287 [Format] Add format check for coroutine keywords with negat [...] adds 85c74384778 [clang][modules] Add support for merging lifetime-extended [...] adds 486d1a53589 Revert "[clang][modules] Add support for merging lifetime-e [...] adds 89c47313c9b remove UB from test by making GV alignment explicit adds 35bc5276ca3 [libunwind] Emit dependent libraries only when detected by CMake adds 3dd93dc2a1a [X86][InstCombine] Move instcombine test from test/CodeGen/ [...] adds 67298d683ca [X86][InstCombine] Move non-X86 specific instcombine test f [...] adds a3cbe1a202d [clang][modules] Add support for merging lifetime-extended [...] adds ae5484540f1 Revert "[clang][modules] Add support for merging lifetime-e [...] adds 19fd8925a4a Revert "[Examples] Add IRTransformations directory to examples." adds 259ca0418ee [SCEV] Make SCEV verification available from command line w [...] adds cfbbdc83b41 AMDGPU/GlobalISel: Add AGPR bank and RegBankSelect mfma intrinsics adds 269c1c703d5 Fix broken comment phrasing and indentation
No new revisions were added by this update.
Summary of changes: libunwind/CMakeLists.txt | 7 +- libunwind/src/AddressSpace.hpp | 2 +- libunwind/src/RWMutex.hpp | 2 +- llvm/CMakeLists.txt | 4 - llvm/examples/CMakeLists.txt | 1 - llvm/examples/IRTransforms/CMakeLists.txt | 15 - llvm/examples/IRTransforms/InitializePasses.cpp | 21 - llvm/examples/IRTransforms/InitializePasses.h | 22 - llvm/examples/IRTransforms/SimplifyCFG.cpp | 414 --------- llvm/examples/IRTransforms/SimplifyCFG.h | 24 - llvm/include/llvm/Analysis/ScalarEvolution.h | 7 + llvm/lib/Analysis/ScalarEvolution.cpp | 6 + llvm/lib/Passes/PassRegistry.def | 1 + .../Target/AMDGPU/AMDGPUGenRegisterBankInfo.def | 64 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 69 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 6 + llvm/lib/Target/AMDGPU/AMDGPURegisterBanks.td | 4 + llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 13 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 5 + .../GlobalISel/regbankselect-amdgcn.mfma.mir | 943 +++++++++++++++++++++ .../SimplifyCFG/tut-simplify-cfg-blockaddress.ll | 23 - .../IRTransforms/SimplifyCFG/tut-simplify-cfg1.ll | 90 -- .../tut-simplify-cfg2-dead-block-order.ll | 109 --- .../SimplifyCFG/tut-simplify-cfg3-phis.ll | 70 -- ...simplify-cfg4-multiple-duplicate-cfg-updates.ll | 40 - .../tut-simplify-cfg5-del-phis-for-dead-block.ll | 122 --- .../tut-simplify-cfg6-dead-self-loop.ll | 25 - llvm/test/Transforms/GlobalOpt/atomic.ll | 8 +- .../InstCombine}/X86/2009-03-23-i80-fp80.ll | 10 +- .../InstCombine}/vec_udiv_to_shift.ll | 0 llvm/tools/opt/CMakeLists.txt | 4 - llvm/tools/opt/opt.cpp | 8 - 32 files changed, 1117 insertions(+), 1022 deletions(-) delete mode 100644 llvm/examples/IRTransforms/CMakeLists.txt delete mode 100644 llvm/examples/IRTransforms/InitializePasses.cpp delete mode 100644 llvm/examples/IRTransforms/InitializePasses.h delete mode 100644 llvm/examples/IRTransforms/SimplifyCFG.cpp delete mode 100644 llvm/examples/IRTransforms/SimplifyCFG.h create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.mfma.mir delete mode 100644 llvm/test/Examples/IRTransforms/SimplifyCFG/tut-simplify-cfg-bl [...] delete mode 100644 llvm/test/Examples/IRTransforms/SimplifyCFG/tut-simplify-cfg1.ll delete mode 100644 llvm/test/Examples/IRTransforms/SimplifyCFG/tut-simplify-cfg2-d [...] delete mode 100644 llvm/test/Examples/IRTransforms/SimplifyCFG/tut-simplify-cfg3-phis.ll delete mode 100644 llvm/test/Examples/IRTransforms/SimplifyCFG/tut-simplify-cfg4-m [...] delete mode 100644 llvm/test/Examples/IRTransforms/SimplifyCFG/tut-simplify-cfg5-d [...] delete mode 100644 llvm/test/Examples/IRTransforms/SimplifyCFG/tut-simplify-cfg6-d [...] rename llvm/test/{CodeGen => Transforms/InstCombine}/X86/2009-03-23-i80-fp80.ll (58%) rename llvm/test/{CodeGen/X86 => Transforms/InstCombine}/vec_udiv_to_shift.ll (100%)