This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 876e741220c [ThinLTO] Fix a crash in lazy loading of Metadata new c8c80b0f2f4 Bias physical register immediate assignments
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/MachineScheduler.h | 6 +- lib/CodeGen/MachineScheduler.cpp | 67 +++-- lib/Target/X86/X86InstrCompiler.td | 4 +- lib/Target/X86/X86InstrInfo.td | 4 +- test/CodeGen/AMDGPU/call-argument-types.ll | 60 +++-- test/CodeGen/AMDGPU/callee-special-input-sgprs.ll | 27 +- test/CodeGen/AMDGPU/frame-index-elimination.ll | 16 +- test/CodeGen/AMDGPU/local-atomics64.ll | 2 +- test/CodeGen/AMDGPU/multi-divergent-exit-region.ll | 14 +- test/CodeGen/AMDGPU/ret.ll | 10 +- test/CodeGen/X86/2009-02-26-MachineLICMBug.ll | 2 +- test/CodeGen/X86/anyext.ll | 2 +- test/CodeGen/X86/atomic_mi.ll | 2 +- test/CodeGen/X86/avx512-regcall-NoMask.ll | 4 +- test/CodeGen/X86/bss_pagealigned.ll | 4 +- test/CodeGen/X86/bypass-slow-division-32.ll | 2 +- test/CodeGen/X86/bypass-slow-division-64.ll | 6 +- test/CodeGen/X86/cmpxchg-i128-i1.ll | 2 +- test/CodeGen/X86/cmpxchg16b.ll | 2 +- test/CodeGen/X86/code-model-elf-memset.ll | 8 +- test/CodeGen/X86/combine-srem.ll | 2 +- .../X86/dbg-changes-codegen-branch-folding.ll | 2 +- test/CodeGen/X86/divrem.ll | 2 +- test/CodeGen/X86/known-bits.ll | 16 +- test/CodeGen/X86/machine-cse.ll | 2 +- test/CodeGen/X86/memset-nonzero.ll | 2 +- .../X86/misched-code-difference-with-debug.ll | 4 +- test/CodeGen/X86/misched_phys_reg_assign_order.ll | 52 ++++ test/CodeGen/X86/patchpoint.ll | 2 +- test/CodeGen/X86/pr32282.ll | 2 +- test/CodeGen/X86/pr36865.ll | 2 +- test/CodeGen/X86/pr38865.ll | 2 +- test/CodeGen/X86/scalar_widen_div.ll | 12 +- test/CodeGen/X86/shrink_vmul-widen.ll | 8 +- test/CodeGen/X86/shrink_vmul.ll | 8 +- .../X86/speculative-load-hardening-call-and-ret.ll | 60 ++--- .../X86/speculative-load-hardening-indirect.ll | 274 ++++++++++++--------- test/CodeGen/X86/speculative-load-hardening.ll | 6 +- test/CodeGen/X86/sse42-intrinsics-x86.ll | 40 +-- test/CodeGen/X86/vector-idiv-v2i32.ll | 8 +- test/CodeGen/X86/x86-shrink-wrapping.ll | 29 +-- test/DebugInfo/X86/live-debug-values.ll | 2 +- 42 files changed, 443 insertions(+), 338 deletions(-) create mode 100644 test/CodeGen/X86/misched_phys_reg_assign_order.ll