This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 330aebe72a5 Fixing typo in llvm/IR/Intrinsics.td new 775d402bf18 [AMDGPU] Come back patch for the 'Assign register class for [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 210 +++++++++------------ lib/Target/AMDGPU/SIISelLowering.cpp | 107 +++++++++++ lib/Target/AMDGPU/SIISelLowering.h | 4 + lib/Target/AMDGPU/SIInstrInfo.cpp | 12 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 8 +- test/CodeGen/AMDGPU/atomicrmw-nand.ll | 12 +- test/CodeGen/AMDGPU/branch-relaxation.ll | 3 +- test/CodeGen/AMDGPU/branch-uniformity.ll | 4 +- .../AMDGPU/buffer-intrinsics-mmo-offsets.ll | 32 ++-- test/CodeGen/AMDGPU/commute-shifts.ll | 4 +- test/CodeGen/AMDGPU/control-flow-fastregalloc.ll | 7 +- test/CodeGen/AMDGPU/copy-illegal-type.ll | 36 ++-- test/CodeGen/AMDGPU/cse-phi-incoming-val.ll | 5 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 32 ++-- test/CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 6 +- test/CodeGen/AMDGPU/fabs.ll | 12 +- test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 58 +++--- test/CodeGen/AMDGPU/fmin_legacy.ll | 8 +- test/CodeGen/AMDGPU/fmul-2-combine-multi-use.ll | 2 +- test/CodeGen/AMDGPU/fneg-fabs.ll | 16 +- test/CodeGen/AMDGPU/fneg.ll | 12 +- test/CodeGen/AMDGPU/fsub.ll | 12 +- test/CodeGen/AMDGPU/i1-copy-from-loop.ll | 28 +-- test/CodeGen/AMDGPU/i1-copy-phi-uniform-branch.ll | 1 - test/CodeGen/AMDGPU/implicit-def-muse.ll | 4 +- test/CodeGen/AMDGPU/insert_vector_elt.ll | 140 +++++++------- test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.ll | 8 +- test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll | 1 + test/CodeGen/AMDGPU/llvm.amdgcn.mqsad.pk.u16.u8.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.qsad.pk.u16.u8.ll | 2 +- test/CodeGen/AMDGPU/loop_break.ll | 27 +-- test/CodeGen/AMDGPU/madak.ll | 12 +- test/CodeGen/AMDGPU/multilevel-break.ll | 56 +++--- test/CodeGen/AMDGPU/select-opt.ll | 4 +- test/CodeGen/AMDGPU/sgpr-control-flow.ll | 3 +- test/CodeGen/AMDGPU/sgpr-copy.ll | 3 +- test/CodeGen/AMDGPU/si-annotate-cf.ll | 1 - test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 2 +- test/CodeGen/AMDGPU/smrd.ll | 1 - test/CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 53 ++++-- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 5 +- test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 9 +- test/CodeGen/AMDGPU/valu-i1.ll | 6 +- .../vgpr-spill-emergency-stack-slot-compute.ll | 1 + test/CodeGen/AMDGPU/wave32.ll | 29 ++- 46 files changed, 562 insertions(+), 440 deletions(-)