This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 914425994ea AArch64/GlobalISel: Fix trying to select invalid MIR new f3b2d689fe3 AMDGPU/GlobalISel: RegBankSelect for DS ordered add/swap
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/IR/IntrinsicsAMDGPU.td | 1 + lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 33 +++++++++- .../regbankselect-amdgcn.ds.ordered.add.mir | 71 ++++++++++++++++++++++ .../regbankselect-amdgcn.ds.ordered.swap.mir | 71 ++++++++++++++++++++++ 4 files changed, 174 insertions(+), 2 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.ordered.add.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.ordered. [...]