[Tcwg-commits] [gcc] branch devel/omp/gcc-13 updated (83983b4363a -> 92f6019f103)

This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch devel/omp/gcc-13 in repository gcc.

from 83983b4363a Implement LDPT_REGISTER_CLAIM_FILE_HOOK_V2 linker plugin ho [...] adds 85b95ea729c Set DEV-PHASE to prerelease. adds c895eb11c8c c++: bound ttp level lowering [PR109531] adds 523fc3bc8e3 Daily bump. adds aec9f48b80e libsanitizer, darwin: Unsupport Darwin >= 22 for now. adds 54a1630b4ab rust: Disable --enable-languages=rust and silently exclude [...] adds 4dc8c0b62d9 libstdc++: Fix typo in views::as_const's operator() [PR109525] adds 03356031707 libstdc++: Adding missing feature-test macros for C++23 ran [...] adds 769c3244245 libstdc++: Implement range_adaptor_closure from P2387R3 [PR108827] adds 68aea780184 tree-optimization/109539 - restrict PHI handling in access [...] adds 3d9156f890f Docs: Add doc for RISC-V vector intrinsics adds 762be0646bf libstdc++: Export global iostreams with GLIBCXX_3.4.31 symv [...] adds ed933888e68 libstdc++: Fix preprocessor condition in linker script [PR108969] adds 9df40c4b499 Daily bump. adds a252c73b1f2 RISC-V: Clean up the pr106602.c testcase adds 787834ad4ab RISC-V: Set the ABI for the RVV tests adds 5f9d31db754 RISC-V: Force ilp32d for the T-Head FMV test adds 5ff54e49a66 install.texi: Document --enable-decimal-float for AArch64 adds 865d712a9a2 testsuite: Fix up pr109524.C for -std=c++23 [PR109524] adds f226c8181e5 Revert "libstdc++: Fix preprocessor condition in linker scr [...] adds 68997d4323c Revert "libstdc++: Export global iostreams with GLIBCXX_3.4 [...] adds 90361bc6f4f c++: bad ggc_free in try_class_unification [PR109556] adds 2a93e388873 Daily bump. adds 5092d33f070 doc: Remove repeated word (typo) adds e841eee3308 Daily bump. adds f980561c60b Do not ignore UNDEFINED ranges when determining PHI equivalences. adds c5bfb2e08bd LoongArch: Add built-in functions description of LoongArch [...] adds 19c8d725e68 Daily bump. adds 9b6bf076c11 match.pd: Fix fneg/fadd optimization [PR109583] adds 1b67c6f599f Daily bump. adds f743863e09a Daily bump. adds 1cf9c91e9fe doc: Update install.texi for GCC 13 adds bf3063888bf Update gcc hr.po, sv.po, zh_CN.po adds 4fee426ce03 Daily bump. adds fb4e50a7c1c powerpc: Fix up *branch_anddi3_dot for -m32 -mpowerpc64 [PR109566] adds 66829f0baeb Regenerate gcc.pot adds 331a00193c8 Daily bump. adds 789ff93d45a Update gennews for GCC 13. adds cc035c5d867 Update ChangeLog and version files for release adds 2295ad5898a Bump BASE-VER adds f8646b8dcb1 c: Avoid -Wenum-int-mismatch warning for redeclaration of b [...] adds 4aeefba6cd6 testsuite: Fix up ext-floating15.C tests on powerpc64-linux [...] adds 60e0164a371 testsuite: Fix up ext-floating2.C on powerpc64-linux adds d2e0b6a3c49 Remove obsolete configure code in gnattools adds 263d1ed0484 tree-optimization/109573 - avoid ICEing on unexpected live def adds bb406a6aea3 rtl-optimization/109585 - alias analysis typo adds df49e460288 tree-optimization/109609 - correctly interpret arg size in fnspec adds 3411f75ea1c amdgcn: HardFP divide adds 26f58fff56d amdgcn: update target-supports.exp adds 76f6a10e41b amdgcn: bug fix ldexp insn adds 910735c5d7c Daily bump. adds 7e312adcb70 c: Fix up error-recovery on functions initialized as variab [...] adds 297d0efc13d c: Fix up error-recovery on non-empty VLA initializers [PR109409] adds a682ab46d8b libstdc++: Reduce Doxygen output for PDF adds 6778b885e89 libstdc++: Fix typos in doxygen comments adds 08ea480cce1 Update gcc .po files adds 45b94986b16 Daily bump. adds ffc6b225c95 amdgcn: Fix addsub bug adds 7bd8a81f39e libstdc++: Add @headerfile and @since to doxygen comments [ [...] adds 9fa6a69a047 libstdc++: Improve doxygen docs for <memory_resource> adds 0d9f00612a8 libstdc++: Simplify preprocessor/namespace nesting in <bits [...] adds bf9e62a9210 libstdc++: Strip absolute paths from files shown in Doxygen docs adds 0355492fd45 libstdc++: Minor fixes to doxygen comments adds 2f0e2f97d01 libstdc++: Improve doxygen docs for <random> adds 2dcd5d5ae36 libstdc++: Fix __max_diff_type::operator>>= for negative values adds 9a167ee2f8b Daily bump. adds 614d9782640 Daily bump. adds 73bbf3c4fd3 Daily bump. adds 835a5796c39 Daily bump. adds 867024b8905 testsuite: adjust NOP expectations for RISC-V adds 6b927b1297e c++: Move -Wdangling-reference to -Wextra [PR109642] adds a713aa4f47a c++: fix 'unsigned typedef-name' extension [PR108099] adds 0a2c771910e c++: array DMI and member fn [PR109666] adds 275e059dd75 Revert "c++: *this folding in constexpr call" adds e5891f2da97 Daily bump. adds 585ebf8439b c++: Fix up VEC_INIT_EXPR gimplification after r12-7069 adds d50f2599d7b libstdc++: Set _M_string_length before calling _M_dispose() [...] adds 6138e862038 Revert "c++: reorganize friend template matching [PR91618]" adds b366c9fe384 Daily bump. adds 5821f378b58 RISC-V: Fix wrong check of register occurrences [PR109535] adds eed151c062b Docs: Add vector register constarint for asm operands adds 9c9061e0418 libstdc++: Another attempt to ensure g++ 13+ compiled progr [...] adds addbe91570d ibstdc++: Shut up -Wattribute-alias warning [PR109694] adds d5680c02629 libstdc++: Regenerate baseline_symbols.txt files for Linux adds cd650eac737 libstdc++: Fix up abi.exp FAILs on powerpc64-linux adds a3fbe2989f9 libstdc++: Fix up abi.exp FAILs on powerpc64le-linux adds 05bc529829f i386: Fix up handling of debug insns in STV [PR109676] adds de45793d0a1 tree-optimization/109724 - new testcase adds fb1a1fc6ab8 libstdc++: Mention recent libgcc_s symbol versions in manual adds c1a98479132 libstdc++: Document new library version in manual adds d2244f9fcbc Daily bump. adds 3ba5a16e7af [libstdc++] [testsuite] xfail double-prec from_chars for ldbl adds fa7c4ab3658 OpenACC: Stand-alone attach/detach clause fixes for Fortran [...] adds a4cc474b15e OpenACC: Further attach/detach clause fixes for Fortran [PR109622] adds f077b784a6e c++: Add testcase for already fixed PR [PR109506] adds 843854acb00 Daily bump. adds 36629645d5b libffi: fix handling of homogeneous float128 structs (#689) adds 3d4b9e8dd42 Daily bump. adds fc79c3a273a [GCC 13] Fix aarch64/109762: push_options/push_options does [...] adds 1c9c53f0256 Daily bump. adds 615b920553f nvptx/mkoffload.cc: Add dummy proc for OpenMP rev-offload t [...] adds 26803e0ee5f Daily bump. adds 5e24077cbe7 rs6000: Fix predicate for const vector in sldoi_to_mov [PR109069] adds 6bc2cf17eb9 rs6000: Guard power9-vector for vsx_scalar_cmp_exp_qp_* [PR108758] adds 97f404d53e0 tree-ssa-ccp, wide-int: Fix up handling of [LR]ROTATE_EXPR [...] adds 5fd2537b36d testsuite: Add further testcase for already fixed PR [PR109778] adds 7bd9a34e9fc c++: Reject pack expansion of assume attribute [PR109756] adds 92dbe995579 Update gcc hr.po adds 5303b7667d5 Update cpplib ru.po adds 7c7eac06c3b Daily bump. adds 638b716a58d Avoid g++.dg/torture/pr106922.C FAIL with the pre-C++11 ABI adds 2f9b346e563 Daily bump. adds 891cdd3b935 aarch64: Remove alignment assertions [PR109661] adds ca2b591c5dd syscall: add prlimit adds 0d5a3591405 libstdc++: Backport std::basic_string::_S_allocate from trunk adds 7e0e213f3e9 Daily bump. adds 986e38bcb03 c++: bound ttp in lambda function type [PR109651] adds dc399dfe126 c++: noexcept-spec from nested class confusion [PR109761] adds 42f9b481be3 c++: converted lambda as template argument [PR83258, ...] adds 2aa1ab10ae0 c++: Add testcase for already fixed PR [PR103807] adds 7f962e7003a c++: 'mutable' subobject of constexpr variable [PR109745] adds 20b1e1d8a79 c++: remove redundant testcase [PR83258] adds 251aae90d76 Daily bump. adds 354d9153ca6 Daily bump. adds 89be9b32906 Daily bump. adds 1201999f6f3 Fix gcc.dg/vect/pr108950.c adds de6400841bd fix assert in __deregister_frame_info_bases adds bb90593314d fix assert in non-atomic path adds df2726869e1 Daily bump. adds 7fb7d49b3c7 LTO: Fix writing of toplevel asm with offloading [PR109816] adds 55088cf384d RISCV: Inline subword atomic ops adds 22741a09a8c c++: -Wdangling-reference not suppressed in template [PR109774] adds c2bfd2c399e Daily bump. adds 72225ff2721 c++: Don't try to initialize zero width bitfields in zero i [...] adds 1ce8a5472f4 i386: Fix up types in __builtin_{inf,huge_val,nan{,s},fabs, [...] adds c42950e2d38 libstdc++: Fix up some <cmath> templates [PR109883] adds 4dfdae79af1 Daily bump. adds eee1dc78634 arm: Mve testsuite improvements adds 8a4293d2849 arm: Fix vstrwq* backend + testsuite adds a3010f71d47 arm: Mve backend + testsuite fixes 2 adds 1ad81fca723 arm: Stop vadcq, vsbcq intrinsics from overwriting the FPSC [...] adds 8a6abe738f4 arm: Add vorrq_n overloading into vorrq _Generic adds 8c338b54aeb arm: Fix overloading of MVE scalar constant parameters on v [...] adds d7f02e09cc7 arm: Fix MVE header pointer overloads this time (and a bit [...] adds 36b4c13480b arm testsuite: Remove reduntant tests adds f9b84a16510 arm testsuite: XFAIL or relax registers in some tests [PR109697] adds def680b5036 arm testsuite: Shifts and get_FPSCR ACLE optimisation fixes adds 611be07e489 Fortran: overloading of intrinsic binary operators [PR109641] adds f48c5469028 Fortran: CLASS pointer function result in variable definiti [...] adds a3af78ed3c7 Daily bump. adds ae2c80c65e9 c++: add feature-test macro for auto(x) adds efdcb731bbd c++: desig init in presence of list ctor [PR109871] adds d4585d5972a riscv/linux: Don't add -latomic with -pthread adds 9ed767c8ec9 Daily bump. adds 1c54f35e65c target/105753: Fix ICE in add_clobbers due to extra PARALLE [...] adds 059bef69e29 Daily bump. adds 8d801a6af5c Darwin, libgcc : Adjust min version supported for the OS. adds 8f7158ab15e Daily bump. adds dd36656ada0 vect: Don't retry if the previous analysis fails adds 0feece18e69 atch.pd: Ensure (op CONSTANT_CLASS_P CONSTANT_CLASS_P) is s [...] new 92f6019f103 Merge branch 'releases/gcc-13' into devel/omp/gcc-13

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: ChangeLog | 11 + c++tools/ChangeLog | 4 + config/ChangeLog | 4 + configure | 12 + configure.ac | 12 + contrib/ChangeLog | 11 + contrib/gennews | 1 + contrib/header-tools/ChangeLog | 4 + contrib/reghunt/ChangeLog | 4 + contrib/regression/ChangeLog | 4 + fixincludes/ChangeLog | 4 + gcc/BASE-VER | 2 +- gcc/ChangeLog | 566 +++ gcc/DATESTAMP | 2 +- gcc/DEV-PHASE | 1 - gcc/ada/ChangeLog | 4 + gcc/analyzer/ChangeLog | 4 + gcc/attr-fnspec.h | 4 +- gcc/c-family/ChangeLog | 19 + gcc/c-family/c-cppbuiltin.cc | 1 + gcc/c-family/c.opt | 2 +- gcc/c/ChangeLog | 33 + gcc/c/c-decl.cc | 9 +- gcc/c/c-parser.cc | 11 +- gcc/c/c-typeck.cc | 5 + gcc/config/aarch64/aarch64-builtins.cc | 2 +- gcc/config/aarch64/aarch64-protos.h | 4 +- gcc/config/aarch64/aarch64.cc | 5 - gcc/config/arm/arm_mve.h | 2066 +++++---- gcc/config/arm/constraints.md | 20 +- gcc/config/arm/mve.md | 158 +- gcc/config/arm/predicates.md | 14 +- gcc/config/avr/avr.md | 126 +- gcc/config/gcn/gcn-valu.md | 271 +- gcc/config/gcn/gcn.cc | 9 + gcc/config/gcn/gcn.md | 8 +- gcc/config/i386/i386-builtin-types.def | 2 +- gcc/config/i386/i386-features.cc | 9 +- gcc/config/nvptx/mkoffload.cc | 14 + gcc/config/riscv/linux.h | 10 - gcc/config/riscv/riscv-protos.h | 2 + gcc/config/riscv/riscv-vsetvl.cc | 14 +- gcc/config/riscv/riscv.cc | 49 + gcc/config/riscv/riscv.opt | 4 + gcc/config/riscv/sync.md | 303 +- gcc/config/rs6000/altivec.md | 14 +- gcc/config/rs6000/predicates.md | 37 + gcc/config/rs6000/rs6000-builtins.def | 26 +- gcc/config/rs6000/rs6000.cc | 11 +- gcc/cp/ChangeLog | 157 + gcc/cp/call.cc | 16 +- gcc/cp/constexpr.cc | 11 +- gcc/cp/cp-gimplify.cc | 28 +- gcc/cp/decl.cc | 23 +- gcc/cp/decl2.cc | 9 +- gcc/cp/friend.cc | 92 +- gcc/cp/init.cc | 44 +- gcc/cp/name-lookup.cc | 37 + gcc/cp/name-lookup.h | 2 + gcc/cp/parser.cc | 13 +- gcc/cp/pt.cc | 103 +- gcc/cp/typeck.cc | 6 +- gcc/cp/typeck2.cc | 26 +- gcc/d/ChangeLog | 4 + gcc/doc/extend.texi | 140 +- gcc/doc/install.texi | 202 +- gcc/doc/invoke.texi | 13 +- gcc/doc/md.texi | 9 + gcc/fortran/ChangeLog | 49 + gcc/fortran/arith.cc | 6 + gcc/fortran/expr.cc | 2 +- gcc/fortran/gfortran.h | 1 + gcc/fortran/openmp.cc | 16 + gcc/fortran/resolve.cc | 37 + gcc/fortran/trans-openmp.cc | 44 +- gcc/gimple-range-fold.cc | 16 +- gcc/gimple-ssa-warn-access.cc | 56 +- gcc/go/ChangeLog | 4 + gcc/jit/ChangeLog | 4 + gcc/lto-cgraph.cc | 2 +- gcc/lto/ChangeLog | 4 + gcc/m2/ChangeLog | 4 + gcc/match.pd | 23 +- gcc/objc/ChangeLog | 4 + gcc/objcp/ChangeLog | 4 + gcc/po/ChangeLog | 22 + gcc/po/be.po | 3931 ++++++++-------- gcc/po/da.po | 3940 ++++++++-------- gcc/po/de.po | 3938 ++++++++-------- gcc/po/el.po | 3927 ++++++++-------- gcc/po/es.po | 3942 ++++++++-------- gcc/po/fi.po | 3931 ++++++++-------- gcc/po/fr.po | 3938 ++++++++-------- gcc/po/gcc.pot | 3927 ++++++++-------- gcc/po/hr.po | 4821 ++++++++++---------- gcc/po/id.po | 3931 ++++++++-------- gcc/po/ja.po | 3931 ++++++++-------- gcc/po/nl.po | 3931 ++++++++-------- gcc/po/ru.po | 3942 ++++++++-------- gcc/po/sr.po | 3931 ++++++++-------- gcc/po/sv.po | 4677 +++++++++---------- gcc/po/tr.po | 3936 ++++++++-------- gcc/po/uk.po | 3938 ++++++++-------- gcc/po/vi.po | 3940 ++++++++-------- gcc/po/zh_CN.po | 4054 ++++++++-------- gcc/po/zh_TW.po | 3931 ++++++++-------- gcc/rust/ChangeLog | 4 + gcc/testsuite/ChangeLog | 1991 ++++++++ .../c-c++-common/patchable_function_entry-decl.c | 3 +- .../patchable_function_entry-default.c | 3 +- .../patchable_function_entry-definition.c | 3 +- gcc/testsuite/c-c++-common/pr109884.c | 32 + gcc/testsuite/g++.dg/cpp0x/constexpr-mutable4.C | 15 + gcc/testsuite/g++.dg/cpp0x/constexpr-mutable5.C | 39 + gcc/testsuite/g++.dg/cpp0x/lambda/lambda-conv15.C | 11 + gcc/testsuite/g++.dg/cpp0x/noexcept78.C | 16 + gcc/testsuite/g++.dg/cpp0x/nsdmi-array2.C | 15 + gcc/testsuite/g++.dg/cpp0x/nsdmi-template26.C | 22 + gcc/testsuite/g++.dg/cpp1y/constexpr-mutable2.C | 20 + gcc/testsuite/g++.dg/cpp23/attr-assume11.C | 22 + gcc/testsuite/g++.dg/cpp23/ext-floating15.C | 1 + gcc/testsuite/g++.dg/cpp23/ext-floating2.C | 4 + gcc/testsuite/g++.dg/cpp23/feat-cxx2b.C | 6 + .../g++.dg/cpp2a/concepts-placeholder13.C | 18 + gcc/testsuite/g++.dg/cpp2a/desig27.C | 16 + gcc/testsuite/g++.dg/cpp2a/lambda-generic-ttp1.C | 11 + gcc/testsuite/g++.dg/cpp2a/lambda-generic-ttp2.C | 13 + gcc/testsuite/g++.dg/cpp2a/lambda-targ1.C | 11 + gcc/testsuite/g++.dg/cpp2a/nontype-class56.C | 8 + gcc/testsuite/g++.dg/ext/int128-8.C | 24 + gcc/testsuite/g++.dg/ext/unsigned-typedef2.C | 25 + gcc/testsuite/g++.dg/ext/unsigned-typedef3.C | 25 + gcc/testsuite/g++.dg/ext/visibility/anon8.C | 4 +- gcc/testsuite/g++.dg/init/pr109868.C | 13 + gcc/testsuite/g++.dg/pr109524.C | 2 +- gcc/testsuite/g++.dg/template/canon-type-20.C | 18 + gcc/testsuite/g++.dg/template/ttp36.C | 12 + gcc/testsuite/g++.dg/torture/pr106922.C | 9 + gcc/testsuite/g++.dg/torture/pr109724.C | 32 + gcc/testsuite/g++.dg/vect/pr109573.cc | 91 + gcc/testsuite/g++.dg/warn/Wdangling-reference13.C | 23 + gcc/testsuite/g++.target/aarch64/pr109661-1.C | 122 + gcc/testsuite/g++.target/aarch64/pr109661-2.C | 123 + gcc/testsuite/g++.target/aarch64/pr109661-3.C | 123 + gcc/testsuite/g++.target/aarch64/pr109661-4.C | 123 + gcc/testsuite/g++.target/i386/pr109676.C | 46 + gcc/testsuite/g++.target/riscv/rvv/base/pr109535.C | 144 + gcc/testsuite/gcc.c-torture/execute/pr109778.c | 26 + gcc/testsuite/gcc.dg/goacc/pr107041.c | 23 + gcc/testsuite/gcc.dg/lto/pr109778_0.c | 22 + gcc/testsuite/gcc.dg/lto/pr109778_1.c | 7 + gcc/testsuite/gcc.dg/pr109409.c | 10 + gcc/testsuite/gcc.dg/pr109412.c | 20 + gcc/testsuite/gcc.dg/pr109583.c | 25 + gcc/testsuite/gcc.dg/torture/pr109564-1.c | 74 + gcc/testsuite/gcc.dg/torture/pr109564-2.c | 33 + gcc/testsuite/gcc.dg/torture/pr109585.c | 33 + gcc/testsuite/gcc.dg/torture/pr109609.c | 26 + gcc/testsuite/gcc.dg/tree-ssa/evrp-ignore.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/vrp06.c | 2 +- gcc/testsuite/gcc.dg/vect/pr108950.c | 2 +- gcc/testsuite/gcc.target/aarch64/pr109661-1.c | 5 + gcc/testsuite/gcc.target/aarch64/sve/pr109505.c | 12 + gcc/testsuite/gcc.target/arm/mve/intrinsics/asrl.c | 21 +- gcc/testsuite/gcc.target/arm/mve/intrinsics/lsll.c | 33 +- .../gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c | 47 - .../intrinsics/mve_intrinsic_type_overloads-fp.c | 55 +- .../intrinsics/mve_intrinsic_type_overloads-int.c | 74 +- .../gcc.target/arm/mve/intrinsics/mve_vaddq_m.c | 48 - .../gcc.target/arm/mve/intrinsics/mve_vaddq_n.c | 31 - .../arm/mve/intrinsics/mve_vddupq_m_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vddupq_m_n_u32.c | 13 - .../arm/mve/intrinsics/mve_vddupq_m_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vddupq_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vddupq_n_u32.c | 13 - .../arm/mve/intrinsics/mve_vddupq_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vddupq_x_n_u16.c | 12 - .../arm/mve/intrinsics/mve_vddupq_x_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vddupq_x_n_u8.c | 12 - .../arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c | 13 - .../arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vidupq_m_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vidupq_m_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vidupq_m_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vidupq_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vidupq_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vidupq_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vidupq_x_n_u16.c | 12 - .../arm/mve/intrinsics/mve_vidupq_x_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vidupq_x_n_u8.c | 12 - .../arm/mve/intrinsics/mve_viwdupq_x_n_u16.c | 13 - .../arm/mve/intrinsics/mve_viwdupq_x_n_u32.c | 13 - .../arm/mve/intrinsics/mve_viwdupq_x_n_u8.c | 13 - .../mve/intrinsics/mve_vldrdq_gather_offset_s64.c | 12 - .../mve/intrinsics/mve_vldrdq_gather_offset_u64.c | 12 - .../intrinsics/mve_vldrdq_gather_offset_z_s64.c | 12 - .../intrinsics/mve_vldrdq_gather_offset_z_u64.c | 12 - .../mve_vldrdq_gather_shifted_offset_s64.c | 12 - .../mve_vldrdq_gather_shifted_offset_u64.c | 12 - .../mve_vldrdq_gather_shifted_offset_z_s64.c | 12 - .../mve_vldrdq_gather_shifted_offset_z_u64.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_f16.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_s16.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_s32.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_u16.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_u32.c | 13 - .../intrinsics/mve_vldrhq_gather_offset_z_f16.c | 12 - .../intrinsics/mve_vldrhq_gather_offset_z_s16.c | 12 - .../intrinsics/mve_vldrhq_gather_offset_z_s32.c | 12 - .../intrinsics/mve_vldrhq_gather_offset_z_u16.c | 13 - .../intrinsics/mve_vldrhq_gather_offset_z_u32.c | 13 - .../mve_vldrhq_gather_shifted_offset_f16.c | 12 - .../mve_vldrhq_gather_shifted_offset_s16.c | 13 - .../mve_vldrhq_gather_shifted_offset_s32.c | 13 - .../mve_vldrhq_gather_shifted_offset_u16.c | 13 - .../mve_vldrhq_gather_shifted_offset_u32.c | 13 - .../mve_vldrhq_gather_shifted_offset_z_f16.c | 13 - .../mve_vldrhq_gather_shifted_offset_z_s16.c | 13 - .../mve_vldrhq_gather_shifted_offset_z_s32.c | 12 - .../mve_vldrhq_gather_shifted_offset_z_u16.c | 12 - .../mve_vldrhq_gather_shifted_offset_z_u32.c | 12 - .../mve/intrinsics/mve_vldrwq_gather_offset_f32.c | 12 - .../mve/intrinsics/mve_vldrwq_gather_offset_s32.c | 13 - .../mve/intrinsics/mve_vldrwq_gather_offset_u32.c | 13 - .../intrinsics/mve_vldrwq_gather_offset_z_f32.c | 12 - .../intrinsics/mve_vldrwq_gather_offset_z_s32.c | 13 - .../intrinsics/mve_vldrwq_gather_offset_z_u32.c | 13 - .../mve_vldrwq_gather_shifted_offset_f32.c | 12 - .../mve_vldrwq_gather_shifted_offset_s32.c | 13 - .../mve_vldrwq_gather_shifted_offset_u32.c | 13 - .../mve_vldrwq_gather_shifted_offset_z_f32.c | 12 - .../mve_vldrwq_gather_shifted_offset_z_s32.c | 13 - .../mve_vldrwq_gather_shifted_offset_z_u32.c | 13 - .../intrinsics/mve_vstore_scatter_shifted_offset.c | 141 - .../mve_vstore_scatter_shifted_offset_p.c | 142 - .../gcc.target/arm/mve/intrinsics/sqrshr.c | 21 +- .../gcc.target/arm/mve/intrinsics/sqrshrl_sat48.c | 21 +- .../gcc.target/arm/mve/intrinsics/sqshl.c | 21 +- .../gcc.target/arm/mve/intrinsics/sqshll.c | 21 +- .../gcc.target/arm/mve/intrinsics/srshr.c | 21 +- .../gcc.target/arm/mve/intrinsics/srshrl.c | 21 +- .../gcc.target/arm/mve/intrinsics/uqrshl.c | 33 +- .../gcc.target/arm/mve/intrinsics/uqrshll_sat48.c | 33 +- .../gcc.target/arm/mve/intrinsics/uqshl.c | 21 +- .../gcc.target/arm/mve/intrinsics/uqshll.c | 21 +- .../gcc.target/arm/mve/intrinsics/urshr.c | 35 +- .../gcc.target/arm/mve/intrinsics/urshrl.c | 33 +- .../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vadciq_s32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vadciq_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vadcq_s32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vadcq_u32.c | 48 +- .../arm/mve/intrinsics/vaddq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vaddq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vaddq_x_n_f16-1.c | 12 - .../arm/mve/intrinsics/vaddq_x_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vandq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 2 +- .../arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpeqq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 2 +- .../arm/mve/intrinsics/vcmpeqq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 2 +- .../arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpgeq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 2 +- .../arm/mve/intrinsics/vcmpgeq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 2 +- .../arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpgtq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 4 +- .../arm/mve/intrinsics/vcmpgtq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 2 +- .../arm/mve/intrinsics/vcmpleq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpleq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpleq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 2 +- .../arm/mve/intrinsics/vcmpleq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 2 +- .../arm/mve/intrinsics/vcmpltq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpltq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpltq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 2 +- .../arm/mve/intrinsics/vcmpltq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 2 +- .../arm/mve/intrinsics/vcmpneq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpneq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpneq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 2 +- .../arm/mve/intrinsics/vcmpneq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vctp16q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 42 +- .../gcc.target/arm/mve/intrinsics/vctp32q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 42 +- .../gcc.target/arm/mve/intrinsics/vctp64q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 42 +- .../gcc.target/arm/mve/intrinsics/vctp8q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 42 +- .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtaq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtaq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtaq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtaq_x_u32_f32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 17 +- .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 26 +- .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 26 +- .../arm/mve/intrinsics/vcvtbq_x_f32_f16.c | 22 +- .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtmq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtmq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtmq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtmq_x_u32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_u32_f32.c | 17 +- .../arm/mve/intrinsics/vcvtnq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtnq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtnq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtnq_x_u32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtpq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtpq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtpq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtpq_x_u32_f32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 30 +- .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 38 +- .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 17 +- .../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 17 +- .../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 17 +- .../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtq_x_f16_s16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_f16_u16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_f32_s32.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_f32_u32.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c | 38 +- .../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_u32_f32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 17 +- .../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 26 +- .../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 26 +- .../arm/mve/intrinsics/vcvttq_x_f32_f16.c | 22 +- .../gcc.target/arm/mve/intrinsics/veorq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_x_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 42 +- .../arm/mve/intrinsics/vfmaq_m_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 58 +- .../arm/mve/intrinsics/vfmaq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 44 +- .../arm/mve/intrinsics/vfmasq_m_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 2 +- .../arm/mve/intrinsics/vfmasq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 42 +- .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld4q_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_f32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_u8.c | 37 +- .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 28 +- .../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 36 +- .../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 36 +- .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 36 +- .../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 36 +- .../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 36 +- .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 25 +- .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 19 +- .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 19 +- .../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c | 24 +- .../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c | 24 +- .../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c | 31 +- .../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c | 31 +- .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 23 +- .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 23 +- .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 28 +- .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 28 +- .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 36 +- .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 36 +- .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 28 +- .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 28 +- .../vldrdq_gather_shifted_offset_z_s64.c | 36 +- .../vldrdq_gather_shifted_offset_z_u64.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 20 +- .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 28 +- .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 36 +- .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_s16.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_s32.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_u16.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_u32.c | 28 +- .../vldrhq_gather_shifted_offset_z_f16.c | 36 +- .../vldrhq_gather_shifted_offset_z_s16.c | 36 +- .../vldrhq_gather_shifted_offset_z_s32.c | 36 +- .../vldrhq_gather_shifted_offset_z_u16.c | 36 +- .../vldrhq_gather_shifted_offset_z_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 18 +- .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 19 +- .../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 19 +- .../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 19 +- .../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c | 22 +- .../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c | 22 +- .../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c | 22 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c | 28 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c | 28 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c | 28 +- .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 23 +- .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 23 +- .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 23 +- .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 28 +- .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 28 +- .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 28 +- .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 36 +- .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 36 +- .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 36 +- .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 28 +- .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 28 +- .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 28 +- .../vldrwq_gather_shifted_offset_z_f32.c | 36 +- .../vldrwq_gather_shifted_offset_z_s32.c | 36 +- .../vldrwq_gather_shifted_offset_z_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 18 +- .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 18 +- .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 23 +- .../arm/mve/intrinsics/vmaxnmavq_f16-1.c | 12 - .../arm/mve/intrinsics/vmaxnmavq_f32-1.c | 12 - .../arm/mve/intrinsics/vmaxnmavq_p_f16-1.c | 12 - .../arm/mve/intrinsics/vmaxnmavq_p_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c | 12 - .../arm/mve/intrinsics/vmaxnmvq_p_f16-1.c | 12 - .../arm/mve/intrinsics/vmaxnmvq_p_f32-1.c | 12 - .../arm/mve/intrinsics/vminnmavq_f16-1.c | 12 - .../arm/mve/intrinsics/vminnmavq_f32-1.c | 12 - .../arm/mve/intrinsics/vminnmavq_p_f16-1.c | 12 - .../arm/mve/intrinsics/vminnmavq_p_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c | 12 - .../arm/mve/intrinsics/vminnmvq_p_f16-1.c | 12 - .../arm/mve/intrinsics/vminnmvq_p_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 32 +- .../arm/mve/intrinsics/vmladavxq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmladavxq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 32 +- .../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 40 +- .../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 56 +- .../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 56 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 44 +- .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 2 +- .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 2 +- .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 2 +- .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 2 +- .../arm/mve/intrinsics/vmlaldavq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmlaldavq_p_s32.c | 40 +- .../arm/mve/intrinsics/vmlaldavq_p_u16.c | 40 +- .../arm/mve/intrinsics/vmlaldavq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 32 +- .../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 44 +- .../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 33 +- .../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 24 +- .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 33 +- .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 33 +- .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 24 +- .../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 24 +- .../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 24 +- .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 24 +- .../arm/mve/intrinsics/vmlsldavaxq_s32.c | 24 +- .../arm/mve/intrinsics/vmlsldavq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 24 +- .../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 24 +- .../arm/mve/intrinsics/vmulq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vmulq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c | 12 - .../arm/mve/intrinsics/vmulq_x_n_f16-1.c | 12 - .../arm/mve/intrinsics/vmulq_x_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vpnot.c | 25 +- .../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 24 +- .../arm/mve/intrinsics/vqmovunbq_m_s16.c | 33 +- .../arm/mve/intrinsics/vqmovunbq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 24 +- .../arm/mve/intrinsics/vqmovuntq_m_s16.c | 33 +- .../arm/mve/intrinsics/vqmovuntq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 24 +- .../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmladhxq_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmladhxq_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 2 +- .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 2 +- .../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 2 +- .../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 2 +- .../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 33 +- .../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 33 +- .../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 33 +- .../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_n_u16.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_n_u32.c | 24 +- .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshruntq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshruntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 24 +- .../arm/mve/intrinsics/vqshluq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vqshluq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 28 +- .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 38 +- .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 38 +- .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 28 +- .../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 24 +- .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqshrunbq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqshrunbq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqshruntq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqshruntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 2 +- .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c | 33 +- .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 2 +- .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 2 +- .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 2 +- .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 2 +- .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhq_u32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c | 33 +- .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 24 +- .../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vsbciq_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsbciq_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c | 62 +- .../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c | 63 +- .../gcc.target/arm/mve/intrinsics/vsbcq_s32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vsbcq_u32.c | 48 +- .../arm/mve/intrinsics/vsetq_lane_f16-1.c | 13 - .../arm/mve/intrinsics/vsetq_lane_f32-1.c | 13 - .../gcc.target/arm/mve/intrinsics/vshlcq_m_s16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 28 +- .../arm/mve/intrinsics/vshllbq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 34 +- .../arm/mve/intrinsics/vshllbq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 24 +- .../arm/mve/intrinsics/vshllbq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c | 40 +- .../arm/mve/intrinsics/vshllbq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c | 40 +- .../arm/mve/intrinsics/vshlltq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 34 +- .../arm/mve/intrinsics/vshlltq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 24 +- .../arm/mve/intrinsics/vshlltq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c | 40 +- .../arm/mve/intrinsics/vshlltq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c | 40 +- .../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 38 +- .../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 38 +- .../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 38 +- .../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 28 +- .../arm/mve/intrinsics/vshrntq_m_n_s16.c | 38 +- .../arm/mve/intrinsics/vshrntq_m_n_s32.c | 38 +- .../arm/mve/intrinsics/vshrntq_m_n_u16.c | 38 +- .../arm/mve/intrinsics/vshrntq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst2q_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_f32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_u8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 32 +- .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 40 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 32 +- .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 40 +- .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 40 +- .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 32 +- .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 32 +- .../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c | 40 +- .../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c | 40 +- .../mve/intrinsics/vstrdq_scatter_base_wb_s64.c | 32 +- .../mve/intrinsics/vstrdq_scatter_base_wb_u64.c | 32 +- .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 40 +- .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 40 +- .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 32 +- .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 32 +- .../vstrdq_scatter_shifted_offset_p_s64.c | 40 +- .../vstrdq_scatter_shifted_offset_p_u64.c | 40 +- .../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 32 +- .../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 32 +- .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 40 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 32 +- .../vstrhq_scatter_shifted_offset_p_f16.c | 40 +- .../vstrhq_scatter_shifted_offset_p_s16.c | 40 +- .../vstrhq_scatter_shifted_offset_p_s32.c | 40 +- .../vstrhq_scatter_shifted_offset_p_u16.c | 40 +- .../vstrhq_scatter_shifted_offset_p_u32.c | 40 +- .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 32 +- .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 28 +- .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 36 +- .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 36 +- .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 36 +- .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 28 +- .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 28 +- .../mve/intrinsics/vstrwq_scatter_base_wb_f32.c | 32 +- .../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_base_wb_s32.c | 32 +- .../mve/intrinsics/vstrwq_scatter_base_wb_u32.c | 32 +- .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 32 +- .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 40 +- .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 32 +- .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 32 +- .../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 32 +- .../vstrwq_scatter_shifted_offset_p_f32.c | 40 +- .../vstrwq_scatter_shifted_offset_p_s32.c | 40 +- .../vstrwq_scatter_shifted_offset_p_u32.c | 40 +- .../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 32 +- .../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 32 +- .../arm/mve/intrinsics/vsubq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vsubq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c | 12 - .../arm/mve/intrinsics/vsubq_x_n_f16-1.c | 13 - .../arm/mve/intrinsics/vsubq_x_n_f32-1.c | 13 - .../vdupq_n_s32.c => mve_const_shifts.c} | 29 +- .../arm/mve/mve_vadcq_vsbcq_fpscr_overwrite.c | 67 + gcc/testsuite/gcc.target/arm/mve/pr108177-1.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-10.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-11.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-12.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-13-run.c | 2 +- gcc/testsuite/gcc.target/arm/mve/pr108177-13.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-14-run.c | 2 +- gcc/testsuite/gcc.target/arm/mve/pr108177-14.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-2.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-3.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-4.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-5.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-6.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-7.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-8.c | 4 +- gcc/testsuite/gcc.target/arm/mve/pr108177-9.c | 4 +- gcc/testsuite/gcc.target/avr/torture/pr105753.c | 13 + gcc/testsuite/gcc.target/gcn/fpdiv.c | 1 - gcc/testsuite/gcc.target/powerpc/pr109069-1.c | 25 + gcc/testsuite/gcc.target/powerpc/pr109069-2-run.c | 50 + gcc/testsuite/gcc.target/powerpc/pr109069-2.c | 12 + gcc/testsuite/gcc.target/powerpc/pr109069-2.h | 83 + gcc/testsuite/gcc.target/powerpc/pr109566.c | 18 + gcc/testsuite/gcc.target/riscv/inline-atomics-1.c | 18 + gcc/testsuite/gcc.target/riscv/inline-atomics-2.c | 9 + gcc/testsuite/gcc.target/riscv/inline-atomics-3.c | 569 +++ gcc/testsuite/gcc.target/riscv/inline-atomics-4.c | 566 +++ .../riscv/inline-atomics-5.c} | 23 +- .../riscv/inline-atomics-6.c} | 23 +- .../riscv/inline-atomics-7.c} | 5 +- .../testsuite/gcc.target/riscv/inline-atomics-8.c | 4 +- .../riscv/{pr106602.c => pr106602-rv32i.c} | 4 +- .../riscv/{pr106602.c => pr106602-rv64i.c} | 2 +- .../riscv/{pr106602.c => pr106602-rv64i_zba.c} | 7 +- gcc/testsuite/gcc.target/riscv/rvv/base/pr109535.c | 11 + gcc/testsuite/gcc.target/riscv/rvv/rvv.exp | 4 +- gcc/testsuite/gcc.target/riscv/xtheadfmv-fmv.c | 2 +- .../gfortran.dg/goacc/attach-descriptor.f90 | 12 +- gcc/testsuite/gfortran.dg/goacc/pr109622-5.f90 | 44 + gcc/testsuite/gfortran.dg/goacc/pr109622-6.f90 | 8 + gcc/testsuite/gfortran.dg/overload_5.f90 | 118 + gcc/testsuite/gfortran.dg/ptr-func-5.f90 | 39 + gcc/testsuite/lib/target-supports.exp | 15 +- gcc/tree-ssa-alias.cc | 20 +- gcc/tree-ssa-ccp.cc | 6 +- gcc/tree-vect-loop.cc | 9 +- gcc/wide-int.h | 11 +- gnattools/ChangeLog | 10 + gnattools/configure | 56 +- gnattools/configure.ac | 56 +- gotools/ChangeLog | 4 + include/ChangeLog | 4 + intl/ChangeLog | 4 + libada/ChangeLog | 4 + libatomic/ChangeLog | 4 + libbacktrace/ChangeLog | 4 + libcc1/ChangeLog | 4 + libcody/ChangeLog | 4 + libcpp/ChangeLog | 4 + libcpp/po/ChangeLog | 8 + libcpp/po/ru.po | 72 +- libdecnumber/ChangeLog | 4 + libffi/ChangeLog | 12 + libffi/src/powerpc/ffi_linux64.c | 2 +- libgcc/ChangeLog | 33 + libgcc/config.host | 18 + libgcc/config/avr/libf7/ChangeLog | 4 + libgcc/config/darwin10-unwind-find-enc-func.c | 34 +- libgcc/config/libbid/ChangeLog | 4 + libgcc/config/riscv/atomic.c | 2 + libgcc/config/t-darwin | 10 +- libgcc/config/t-darwin-min-1 | 3 + libgcc/config/t-darwin-min-5 | 3 + libgcc/config/t-darwin-min-8 | 3 + libgcc/unwind-dw2-fde.c | 6 +- libgfortran/ChangeLog | 4 + libgm2/ChangeLog | 4 + libgo/go/syscall/libcall_linux.go | 8 + libgomp/ChangeLog | 40 + libgomp/testsuite/libgomp.c++/target-map-class-1.C | 98 + libgomp/testsuite/libgomp.c++/target-map-class-2.C | 6 + .../testsuite/libgomp.oacc-fortran/pr109622-2.f90 | 35 + .../testsuite/libgomp.oacc-fortran/pr109622-3.f90 | 35 + .../testsuite/libgomp.oacc-fortran/pr109622-4.f90 | 47 + .../testsuite/libgomp.oacc-fortran/pr109622.f90 | 35 + libiberty/ChangeLog | 4 + libitm/ChangeLog | 4 + libobjc/ChangeLog | 4 + libphobos/ChangeLog | 4 + libquadmath/ChangeLog | 4 + libsanitizer/ChangeLog | 12 + libsanitizer/configure.tgt | 2 +- libssp/ChangeLog | 4 + libstdc++-v3/ChangeLog | 377 ++ libstdc++-v3/acinclude.m4 | 2 +- .../post/aarch64-linux-gnu/baseline_symbols.txt | 2 + .../abi/post/i486-linux-gnu/baseline_symbols.txt | 2 + .../abi/post/m68k-linux-gnu/baseline_symbols.txt | 2 + .../post/powerpc64-linux-gnu/baseline_symbols.txt | 277 +- .../baseline_symbols.txt | 6 + .../post/riscv64-linux-gnu/baseline_symbols.txt | 2 + .../abi/post/s390x-linux-gnu/baseline_symbols.txt | 2 + .../post/x86_64-linux-gnu/32/baseline_symbols.txt | 2 + .../abi/post/x86_64-linux-gnu/baseline_symbols.txt | 2 + libstdc++-v3/config/abi/pre/gnu.ver | 9 +- libstdc++-v3/configure | 2 +- libstdc++-v3/configure.host | 3 + libstdc++-v3/doc/doxygen/user.cfg.in | 5 +- libstdc++-v3/doc/html/manual/abi.html | 6 +- libstdc++-v3/doc/xml/manual/abi.xml | 7 + libstdc++-v3/include/bits/basic_string.h | 51 +- libstdc++-v3/include/bits/basic_string.tcc | 8 +- libstdc++-v3/include/bits/cow_string.h | 2 + libstdc++-v3/include/bits/forward_list.h | 2 + libstdc++-v3/include/bits/fs_dir.h | 35 +- libstdc++-v3/include/bits/fs_path.h | 18 +- libstdc++-v3/include/bits/gslice_array.h | 2 + libstdc++-v3/include/bits/indirect_array.h | 2 + libstdc++-v3/include/bits/mask_array.h | 2 + libstdc++-v3/include/bits/max_size_type.h | 3 +- libstdc++-v3/include/bits/memory_resource.h | 12 + libstdc++-v3/include/bits/mofunc_impl.h | 3 +- libstdc++-v3/include/bits/move.h | 11 +- libstdc++-v3/include/bits/quoted_string.h | 12 +- libstdc++-v3/include/bits/random.h | 127 +- libstdc++-v3/include/bits/ranges_algo.h | 9 +- libstdc++-v3/include/bits/ranges_cmp.h | 4 + libstdc++-v3/include/bits/regex.tcc | 4 - libstdc++-v3/include/bits/slice_array.h | 2 + libstdc++-v3/include/bits/stl_bvector.h | 2 + libstdc++-v3/include/bits/stl_map.h | 2 + libstdc++-v3/include/bits/stl_multimap.h | 2 + libstdc++-v3/include/bits/stl_multiset.h | 3 +- libstdc++-v3/include/bits/stl_set.h | 2 + libstdc++-v3/include/bits/stl_vector.h | 2 + libstdc++-v3/include/bits/uniform_int_dist.h | 11 + libstdc++-v3/include/bits/unordered_map.h | 4 + libstdc++-v3/include/bits/unordered_set.h | 4 + libstdc++-v3/include/bits/uses_allocator.h | 5 + libstdc++-v3/include/c_global/cmath | 217 +- libstdc++-v3/include/experimental/memory_resource | 2 - libstdc++-v3/include/std/bit | 4 +- libstdc++-v3/include/std/expected | 4 +- libstdc++-v3/include/std/filesystem | 2 + libstdc++-v3/include/std/format | 4 +- libstdc++-v3/include/std/iomanip | 1 + libstdc++-v3/include/std/iostream | 2 + libstdc++-v3/include/std/memory_resource | 63 + libstdc++-v3/include/std/numbers | 2 +- libstdc++-v3/include/std/ranges | 10 +- libstdc++-v3/include/std/valarray | 2 + libstdc++-v3/include/std/version | 8 +- libstdc++-v3/src/c++17/floating_from_chars.cc | 7 + libstdc++-v3/src/c++17/floating_to_chars.cc | 17 + libstdc++-v3/src/c++98/ios_init.cc | 7 + libstdc++-v3/testsuite/20_util/from_chars/4.cc | 3 +- .../testsuite/20_util/to_chars/long_double.cc | 4 + .../testsuite/25_algorithms/fold_left/1.cc | 4 +- .../headers/cmath/constexpr_std_c++23.cc | 129 + .../testsuite/std/ranges/adaptors/as_const/1.cc | 37 +- .../testsuite/std/ranges/iota/max_size_type.cc | 12 +- .../testsuite/std/ranges/range_adaptor_closure.cc | 46 + libstdc++-v3/testsuite/std/ranges/version_c++23.cc | 18 +- libstdc++-v3/testsuite/util/testsuite_abi.cc | 3 +- libvtv/ChangeLog | 4 + lto-plugin/ChangeLog | 4 + maintainer-scripts/ChangeLog | 4 + zlib/ChangeLog | 4 + 1785 files changed, 84302 insertions(+), 49338 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/pr109884.c create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-mutable4.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-mutable5.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-conv15.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept78.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nsdmi-array2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nsdmi-template26.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-mutable2.C create mode 100644 gcc/testsuite/g++.dg/cpp23/attr-assume11.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-placeholder13.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/desig27.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/lambda-generic-ttp1.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/lambda-generic-ttp2.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/lambda-targ1.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class56.C create mode 100644 gcc/testsuite/g++.dg/ext/int128-8.C create mode 100644 gcc/testsuite/g++.dg/ext/unsigned-typedef2.C create mode 100644 gcc/testsuite/g++.dg/ext/unsigned-typedef3.C create mode 100644 gcc/testsuite/g++.dg/init/pr109868.C create mode 100644 gcc/testsuite/g++.dg/template/canon-type-20.C create mode 100644 gcc/testsuite/g++.dg/template/ttp36.C create mode 100644 gcc/testsuite/g++.dg/torture/pr109724.C create mode 100644 gcc/testsuite/g++.dg/vect/pr109573.cc create mode 100644 gcc/testsuite/g++.dg/warn/Wdangling-reference13.C create mode 100644 gcc/testsuite/g++.target/aarch64/pr109661-1.C create mode 100644 gcc/testsuite/g++.target/aarch64/pr109661-2.C create mode 100644 gcc/testsuite/g++.target/aarch64/pr109661-3.C create mode 100644 gcc/testsuite/g++.target/aarch64/pr109661-4.C create mode 100644 gcc/testsuite/g++.target/i386/pr109676.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/pr109535.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr109778.c create mode 100644 gcc/testsuite/gcc.dg/goacc/pr107041.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr109778_0.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr109778_1.c create mode 100644 gcc/testsuite/gcc.dg/pr109409.c create mode 100644 gcc/testsuite/gcc.dg/pr109412.c create mode 100644 gcc/testsuite/gcc.dg/pr109583.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr109564-1.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr109564-2.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr109585.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr109609.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr109661-1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/pr109505.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_m.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_ [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_ [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c copy gcc/testsuite/gcc.target/arm/mve/{intrinsics/vdupq_n_s32.c => mve_const_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve_vadcq_vsbcq_fpscr_overwrite.c create mode 100644 gcc/testsuite/gcc.target/avr/torture/pr105753.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr109069-1.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr109069-2-run.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr109069-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr109069-2.h create mode 100644 gcc/testsuite/gcc.target/powerpc/pr109566.c create mode 100644 gcc/testsuite/gcc.target/riscv/inline-atomics-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/inline-atomics-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/inline-atomics-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/inline-atomics-4.c copy gcc/testsuite/{gcc.dg/atomic-compare-exchange-1.c => gcc.target/riscv/inline- [...] copy gcc/testsuite/{gcc.dg/atomic-compare-exchange-2.c => gcc.target/riscv/inline- [...] copy gcc/testsuite/{gcc.dg/atomic-exchange-1.c => gcc.target/riscv/inline-atomics- [...] copy libatomic/testsuite/libatomic.c/atomic-exchange-2.c => gcc/testsuite/gcc.targ [...] copy gcc/testsuite/gcc.target/riscv/{pr106602.c => pr106602-rv32i.c} (77%) copy gcc/testsuite/gcc.target/riscv/{pr106602.c => pr106602-rv64i.c} (88%) rename gcc/testsuite/gcc.target/riscv/{pr106602.c => pr106602-rv64i_zba.c} (57%) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr109535.c create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr109622-5.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr109622-6.f90 create mode 100644 gcc/testsuite/gfortran.dg/overload_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/ptr-func-5.f90 create mode 100644 libgcc/config/t-darwin-min-1 create mode 100644 libgcc/config/t-darwin-min-5 create mode 100644 libgcc/config/t-darwin-min-8 create mode 100644 libgomp/testsuite/libgomp.c++/target-map-class-1.C create mode 100644 libgomp/testsuite/libgomp.c++/target-map-class-2.C create mode 100644 libgomp/testsuite/libgomp.oacc-fortran/pr109622-2.f90 create mode 100644 libgomp/testsuite/libgomp.oacc-fortran/pr109622-3.f90 create mode 100644 libgomp/testsuite/libgomp.oacc-fortran/pr109622-4.f90 create mode 100644 libgomp/testsuite/libgomp.oacc-fortran/pr109622.f90 copy libstdc++-v3/config/abi/post/{powerpc64-linux-gnu => powerpc64le-linux-gnu}/b [...] create mode 100644 libstdc++-v3/testsuite/26_numerics/headers/cmath/constexpr_std_ [...] create mode 100644 libstdc++-v3/testsuite/std/ranges/range_adaptor_closure.cc