This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/llvm-project.
from 4fa01f72de6 [mlir][CAPI] Fix inline function declaration adds 9667d15e749 [mlir] Fix for LIT tests adds 1f1250151f2 [libc++] [C++2b] [P1048] Add is_scoped_enum and is_scoped_enum_v. adds 8349fa0fdd3 [mlir][spirv] NFC: split deserialization into multiple sour [...] adds 93b54b7c673 [PowerPC][NFCI] PassSubtarget to ASMWriter adds 67a339e9683 [MLIR] Disallow `sym_visibility`, `sym_name` and `type` att [...] adds 85aaa3e310c [X86] Regenerate sdiv_fix_sat.ll + udiv_fix_sat.ll tests adds dd955771240 Fix typo in diagnostic message adds a4931d4fe38 [AMDGPU] Regenerate umax crash test adds 3d9c51d111d [SVE][NFC] Regenerate a few CodeGen tests adds 348471575d9 Add -ansi option to CompileOnly group adds b117d17d264 [doc] Place sha256 in lld/README.md into backticks adds ef3800e8216 Return false from __has_declspec_attribute() if not explici [...] adds 5aefc8dc4d1 [llvm] [cmake] Remove obsolete /usr/local hack for *BSD adds bb9ebf6baf7 [Tests] Add tests for new InstCombine OR transformation, NFC adds 0529946b5ba [instCombine] Add (A ^ B) | ~(A | B) -> ~(A & B) adds 6f4d4607620 [Flang][openmp][openacc] Extend CheckNoBranching to handle [...] adds 03c8d6a0c4b [LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve [...] adds 4718ec01669 [clangd] Avoid recursion in TargetFinder::add() adds f748e922955 [NewPM] Run non-trivial loop unswitching under -O2/3/s/z adds a14040bd4d9 [RISCV] Use vmerge.vim for llvm.riscv.vfmerge with a 0.0 sc [...] adds 08d4a50467e [FunctionAttrs] Precommit tests for willreturn inference. adds eef4bdbb34d [libc++] Add a missing `<_Compare>` template argument. adds 79f99ba65d9 [libcxx] Port to OpenBSD adds 7ecad2e4ced [InstSimplify] Don't fold gep p, -p to null adds bdd1ad5e5c5 [OpenMP] Fixed include directories for OpenMP when building [...] adds 33e2494bea6 [libomptarget][amdgpu][nfc] Fix build on centos adds e5f51fdd650 [clang][aarch64] Precondition isHomogeneousAggregate on isC [...] adds 6cd44b204c6 [FunctionAttrs] Derive willreturn for fns with readonly` & [...] adds e53bbd99516 [IR] move nomerge attribute from function declaration/defin [...] adds 922a5b89411 [clang-tidy] Add test for Transformer-based checks with dia [...] adds d49974f9c98 [InstCombine] Regenerate test checks (NFC) adds 9f61fbd75ae [LV] Relax assumption that LCSSA implies single entry adds f706486eaf0 Fix for crash in __builtin_return_address in template context. adds fb063c933f0 [InstCombine] Duplicate tests for logical and/or (NFC) adds caafdf07bbc [LV] Weaken spuriously strong assert in LoopVersioning adds 46507a96fc1 [SLP] reduce code duplication while matching reductions; NFC adds 554be30a428 [SLP] reduce code duplication in processing reductions; NFC adds 92fb5c49e8a [SLP] rename variable to improve readability; NFC adds 9e7895a8682 [SLP] reduce code duplication while processing reductions; NFC adds 7583ae48a3c [RISCV] Add double test cases to vfmerge-rv32.ll. NFC adds e15f3ddcae6 [InstCombine] Add tests for logical and/or poison implicati [...] adds 71ed4b6ce57 [RISCV] Legalize select when Zbt extension available adds 23390e7a131 [InstCombine] Handle logical and/or in assume optimization adds 7fd18508134 [mlir] Update LLVM dialect type documentation adds 2a49b7c64a3 [Inliner] Change inline remark format and update ReplayInli [...] adds 68ff52ffead [OpenMP] Fixed the link error that cannot find static data member adds d1fa7afc7ae [AArch64] [Windows] Properly add :lo12: reloc specifiers wh [...] adds 02f1d28ed6b [libcxx] Avoid overflows in the windows __libcpp_steady_clo [...] adds 01f1273fe2f [OpenMP] Fixed a typo in openmp/CMakeLists.txt adds 3d397091591 AMDGPU: Remove wrapper only call limitation adds cf45731f0ea [Driver] Fix assertion failure when -fprofile-generate -fcs [...] adds 55f2eeebc96 [NFC] Disallow unused prefixes in MC/AMDGPU adds a7130d85e4b [ADT][NFC] Use empty base optimisation in BumpPtrAllocatorImpl adds 1730b0f66ad [RISCV] Remove '.mask' from vcompress intrinsic name. NFC adds 6166b91e837 [ELF][NFCI] small cleanup to OutputSections.h adds 175288a1afe Add sample-profile-suffix-elision-policy attribute with -fu [...] adds ddcb0aae8b0 [MIPatternMatch] Add matcher for G_PTR_ADD adds 8f5ec459375 [Sanitizer][Darwin] Fix test for macOS 11+ point releases adds 585612355cd [NFC] Disallow unused prefixes under MC/AMDGPU adds 0d88d7d82bc Delete unused function (was breaking the -Werror build) adds 314e29ed2b7 [AMDGPU] Add _e64 suffix to VOP3 Insts adds 04edcc02638 [libc] add isascii and toascii implementations adds 0c8466c0015 [libc][NFC] Use more specific comparison macros in LdExpTest.h. adds 76643c48cdd [LangRef] State that a nocapture pointer cannot be returned adds 25eb7b08ba7 [DAGCombiner] Fold BRCOND(FREEZE(COND)) to BRCOND(COND) adds 82655c15145 [MSan] Tweak CopyOrigin adds 25b3921f2fc [gn build] (manually) port 79f99ba65d96 adds c0f3ea8a08c [mlir][Python] Add checking process before create an Affine [...] adds 055644cc459 [X86][AMX] Prohibit pointer cast on load. adds 5c7dcd7aead [Coroutine] Update promise object's final layout index adds 6529d7c5a45 [PDB] Defer relocating .debug$S until commit time and paral [...] adds 6f0f0220380 [OpenMP] Update allocator trait key/value definitions adds acea470c167 [gn build] Reorganize libcxx/include/BUILD.gn a bit adds 0066a09579c [libc++] Give extern templates default visibility on gcc adds bba3a82b56c [OpenMP] Use persistent memory for omp_large_cap_mem adds 914e2f5a02f [NFC] Use generic name for scalable vector stack ID. adds e5553b9a6ab [dsymutil] Warn on timestmap mismatch between object file a [...] adds cd8a80de960 [Orc] Add a unit test for asynchronous definition generation. adds f454c9f102a [InlineSpiller] Re-tie operands if folding failed adds 8a47d875b07 [dsymutil] Copy eh_frame content into the dSYM companion file. adds 84e0b14a0a4 [libomptarget][nvptx] Include omp_data.cu in bitcode deviceRTL adds ad735badb69 [dsymutil] s/dwarfdump/llvm-dwarfdump/ in test adds 35e4998f0c9 [dsymutil] Fix spurious space in REQUIRES: line adds 790c75c1637 [AMDGPU] Add SI_EARLY_TERMINATE_SCC0 for early terminating shader adds 157efd84abf [Statepoint Lowering] Add an option to allow use gc values [...] adds fba9805ba34 [Verifier] Extend statepoint verifier to cover more constants adds 12fc9ca3a40 [llvm] Remove redundant string initialization (NFC) adds 2c2d489b78c [CodeGen] Remove unused function isRegLiveInExitBlocks (NFC) adds 8a20e2b3d3e [llvm] Use Optional::getValueOr (NFC) adds f1d5cbbdee5 [dsymutil] Add preliminary support for DWARF 5. adds 0b99385e151 [MSan] Partially revert some changes from D94552 adds 8f8c207b8f2 [Verifier] Add tied-ness verification to statepoint intsruction adds 3aeb30d1a68 [ARM] Additional tests for different interleaving patterns. NFC adds 141906fa149 [llvm-readelf/obj] - Add support of multiple SHT_SYMTAB_SHN [...] adds c29ca8551af [ARM] Update isVMOVNOriginalMask to handle single input shu [...] adds 6d3098e7ff9 [obj2yaml,yaml2obj] - Refine how we set/dump the sh_entsize field. adds cbea6737d51 [clang][driver] Restore the original help text for `-I` adds f638c2eb4ee [LTO] Replace anonymous namespace with static functions (NFC). adds 4cd48535eca [NFC][InstructionCost] Use InstructionCost in Transforms/Sc [...] adds 3122c66aee7 [AArch64][SVE] Remove chains of unnecessary SVE reinterpret [...] adds 0f59d099571 [X86][AVX] combineVectorSignBitsTruncation - limit AVX512 t [...] adds ad85e396706 [SVE] Add ISel pattern for addvl adds 1854594b80b Hwasan InitPrctl check for error using internal_iserror adds ceb9379a90f [ADT] Fix join_impl using the wrong size when calculating t [...] adds ada96fa6217 [LTO] Add test to ensure objc-arc-contract is executed. adds af1bb4bc823 Fix build errors after ceb9379a9 adds c6e341c8995 Revert "[dsymutil] Warn on timestmap mismatch between objec [...] adds 2170e0ee60d [SVE][CodeGen] CTLZ, CTTZ & CTPOP operations (predicates) adds f8cece18630 [ValueTracking] Fix one s/dyn_cast/dyn_cast_or_null/ adds 704831fe1f1 Revert "Hwasan InitPrctl check for error using internal_iserror" adds d307d892ade [Tests] Added test for memcpy loop idiom recognization adds 0a0ee7f5a5a [X86] canonicalizeShuffleMaskWithHorizOp - minor refactor t [...] adds ab577807165 [libc] Refresh benchmark progress bar when needed. adds 7c77b536efd [OpenCL] Improve OpenCL operator tests adds b7b1e8c37a9 [X86] Add tests for rv_marker lowering. adds 3bc7555ffac [mlir][linalg] Use attributes in named ops' indexing maps adds 90164ba957a [clangd] Split out a base class for delegating GlobalCompil [...] adds dda60035e9f [AArch64] Attempt to sink mul operands new d55d592a921 GlobalISel: Do not set observer of MachineIRBuilder in Lega [...] new 350c0552c66 [NFC][RISCV] Add double type in RISC-V V CodeGen test cases [...] new 4e8e888905a [AArch64][GlobalISel] Add support for FCONSTANT of FP128 type new 07b6aeb5685 [lld][WebAssembly] Fix for TLS + --relocatable new f0abe2aeaca [Frontend] Add pragma align natural and sort out pragma pac [...]
The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang-tools-extra/clangd/FindTarget.cpp | 10 + clang-tools-extra/clangd/FindTarget.h | 3 + .../clangd/GlobalCompilationDatabase.cpp | 52 +- .../clangd/GlobalCompilationDatabase.h | 26 +- clang-tools-extra/clangd/QueryDriverDatabase.cpp | 21 +- .../clangd/unittests/FindTargetTests.cpp | 41 + .../clang-tidy/TransformerClangTidyCheckTest.cpp | 38 +- clang/docs/ClangCommandLineReference.rst | 7 +- clang/include/clang/Basic/Attr.td | 7 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 +- clang/include/clang/Basic/LangOptions.def | 2 + clang/include/clang/Driver/Options.td | 18 +- clang/include/clang/Sema/Sema.h | 116 +- clang/include/clang/Serialization/ASTReader.h | 10 +- clang/include/clang/Serialization/ASTWriter.h | 5 + clang/lib/AST/RecordLayoutBuilder.cpp | 21 +- clang/lib/CodeGen/CGCXXABI.h | 7 + clang/lib/CodeGen/CGCall.cpp | 16 +- clang/lib/CodeGen/CodeGenModule.cpp | 3 - clang/lib/CodeGen/MicrosoftCXXABI.cpp | 16 +- clang/lib/CodeGen/TargetInfo.cpp | 6 +- clang/lib/Driver/ToolChains/Clang.cpp | 8 +- clang/lib/Frontend/CompilerInvocation.cpp | 1 + clang/lib/Lex/PPMacroExpansion.cpp | 10 +- clang/lib/Parse/ParsePragma.cpp | 29 +- clang/lib/Sema/Sema.cpp | 3 +- clang/lib/Sema/SemaAttr.cpp | 151 +- clang/lib/Sema/SemaChecking.cpp | 3 +- clang/lib/Serialization/ASTReader.cpp | 11 +- clang/lib/Serialization/ASTWriter.cpp | 10 +- clang/test/CodeGen/attr-nomerge.cpp | 54 +- clang/test/CodeGenCXX/homogeneous-aggregates.cpp | 69 + clang/test/Driver/aix-pragma-pack.c | 4 + clang/test/Driver/fcs-profile-generate.c | 15 + .../optimization-remark-with-hotness-new-pm.c | 2 +- .../Frontend/optimization-remark-with-hotness.c | 2 +- clang/test/Layout/aix-double-struct-member.cpp | 9 +- .../test/Layout/aix-power-natural-interaction.cpp | 146 ++ clang/test/PCH/aix-pragma-pack.c | 119 ++ clang/test/Sema/aix-pragma-pack-and-align.c | 229 +++ clang/test/Sema/builtin-returnaddress.c | 12 + clang/test/SemaOpenCL/invalid-vector-literals.cl | 1 - .../SemaOpenCL/{logical-ops.cl => operators.cl} | 6 + clang/test/SemaOpenCL/vector_inc_dec_ops.cl | 9 +- compiler-rt/lib/msan/msan_poisoning.cpp | 2 +- .../sanitizer_common/tests/sanitizer_mac_test.cpp | 18 +- flang/lib/Semantics/check-directive-structure.h | 15 +- flang/lib/Semantics/check-omp-structure.cpp | 9 +- flang/test/Semantics/omp-parallell01.f90 | 3 +- libc/benchmarks/LibcMemoryBenchmarkMain.cpp | 11 +- libc/config/linux/aarch64/entrypoints.txt | 2 + libc/config/linux/x86_64/entrypoints.txt | 2 + libc/spec/gnu_ext.td | 19 +- libc/spec/posix.td | 15 + libc/src/ctype/CMakeLists.txt | 16 + libc/src/ctype/isascii.cpp | 17 + libc/src/ctype/isascii.h | 18 + libc/src/ctype/toascii.cpp | 17 + libc/src/ctype/toascii.h | 18 + libc/test/src/ctype/CMakeLists.txt | 20 + libc/test/src/ctype/isascii_test.cpp | 23 + libc/test/src/ctype/toascii_test.cpp | 24 + libc/test/src/math/LdExpTest.h | 4 +- libcxx/docs/Cxx2bStatusPaperStatus.csv | 2 +- libcxx/docs/DesignDocs/VisibilityMacros.rst | 6 - libcxx/docs/FeatureTestMacroTable.rst | 2 +- libcxx/include/CMakeLists.txt | 1 + libcxx/include/__config | 17 +- libcxx/include/__locale | 2 + libcxx/include/algorithm | 7 +- libcxx/include/support/openbsd/xlocale.h | 19 + libcxx/include/type_traits | 22 + libcxx/include/version | 2 +- libcxx/src/chrono.cpp | 5 +- .../type_traits.version.pass.cpp | 16 +- .../version.version.pass.cpp | 16 +- .../meta.unary.prop/is_scoped_enum.pass.cpp | 120 ++ .../time/time.clock/time.clock.steady/now.pass.cpp | 2 + .../generate_feature_test_macro_components.py | 1 - lld/COFF/Chunks.cpp | 113 +- lld/COFF/Chunks.h | 10 + lld/COFF/PDB.cpp | 643 ++++--- lld/ELF/OutputSections.h | 6 - lld/README.md | 2 +- lld/test/wasm/tls-no-shared.s | 2 +- lld/test/wasm/tls.s | 33 +- lld/wasm/Driver.cpp | 2 +- lld/wasm/InputFiles.cpp | 1 + lld/wasm/Writer.cpp | 2 +- llvm/CMakeLists.txt | 7 - llvm/docs/LangRef.rst | 3 +- llvm/include/llvm/ADT/StringExtras.h | 5 +- llvm/include/llvm/Analysis/InlineAdvisor.h | 19 + llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 3 +- .../GlobalISel/LegalizationArtifactCombiner.h | 4 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 6 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 5 + llvm/include/llvm/CodeGen/ISDOpcodes.h | 9 +- llvm/include/llvm/CodeGen/MIRYamlMapping.h | 2 +- llvm/include/llvm/CodeGen/MachineLoopUtils.h | 4 - llvm/include/llvm/CodeGen/StackMaps.h | 9 + llvm/include/llvm/CodeGen/TargetFrameLowering.h | 2 +- llvm/include/llvm/DWARFLinker/DWARFLinker.h | 6 +- .../llvm/DWARFLinker/DWARFLinkerCompileUnit.h | 2 +- llvm/include/llvm/DWARFLinker/DWARFStreamer.h | 2 +- .../PDB/Native/DbiModuleDescriptorBuilder.h | 63 +- llvm/include/llvm/ExecutionEngine/Orc/Core.h | 3 + llvm/include/llvm/IR/Function.h | 4 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 2 +- llvm/include/llvm/LTO/Config.h | 6 +- llvm/include/llvm/Object/ELF.h | 60 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 34 + llvm/include/llvm/Support/Allocator.h | 25 +- llvm/lib/Analysis/CallPrinter.cpp | 2 +- llvm/lib/Analysis/ConstraintSystem.cpp | 2 +- llvm/lib/Analysis/InlineAdvisor.cpp | 63 +- llvm/lib/Analysis/InstructionSimplify.cpp | 24 +- llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 41 +- llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 9 +- llvm/lib/CodeGen/InlineSpiller.cpp | 27 +- llvm/lib/CodeGen/MachineLoopUtils.cpp | 11 - llvm/lib/CodeGen/MachineVerifier.cpp | 23 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 7 + llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 19 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 9 + .../CodeGen/SelectionDAG/StatepointLowering.cpp | 21 +- llvm/lib/CodeGen/StackMaps.cpp | 61 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 2 +- llvm/lib/DWARFLinker/DWARFLinker.cpp | 45 +- llvm/lib/DWARFLinker/DWARFLinkerCompileUnit.cpp | 6 +- llvm/lib/DWARFLinker/DWARFStreamer.cpp | 50 +- .../PDB/Native/DbiModuleDescriptorBuilder.cpp | 81 +- llvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 10 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 5 +- .../RuntimeDyld/RuntimeDyldChecker.cpp | 4 +- llvm/lib/LTO/LTOBackend.cpp | 31 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 46 +- llvm/lib/Passes/PassBuilder.cpp | 2 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 12 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 4 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 39 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 20 +- llvm/lib/Target/AArch64/AArch64MCInstLower.cpp | 6 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 3 + .../AArch64/GISel/AArch64InstructionSelector.cpp | 17 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 4 +- llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp | 50 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPUInline.cpp | 23 - .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 60 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 18 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 18 +- llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp | 34 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 2 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 22 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 8 +- llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 66 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 90 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 130 +- llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 6 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/SISchedule.td | 2 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 6 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 533 +++--- llvm/lib/Target/AMDGPU/VOP3PInstructions.td | 66 +- llvm/lib/Target/ARC/ARCTargetMachine.cpp | 4 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 25 +- llvm/lib/Target/AVR/AVRTargetMachine.cpp | 2 +- llvm/lib/Target/BPF/BPFTargetMachine.cpp | 4 +- llvm/lib/Target/CSKY/CSKYTargetMachine.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp | 4 +- llvm/lib/Target/Lanai/LanaiTargetMachine.cpp | 4 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 11 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.h | 2 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 94 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.h | 85 +- llvm/lib/Target/PowerPC/PPC.td | 8 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 4 +- llvm/lib/Target/RISCV/RISCVInstrInfoB.td | 18 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 14 +- llvm/lib/Target/Sparc/SparcTargetMachine.cpp | 4 +- llvm/lib/Target/VE/VETargetMachine.cpp | 4 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 43 +- llvm/lib/Target/XCore/XCoreTargetMachine.cpp | 4 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 16 +- llvm/lib/Transforms/IPO/Attributor.cpp | 2 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 18 + llvm/lib/Transforms/IPO/SampleProfile.cpp | 2 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 8 + .../Transforms/InstCombine/InstCombineCalls.cpp | 4 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 18 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 2 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 8 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 3 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 3 +- llvm/lib/Transforms/Utils/LoopVersioning.cpp | 2 +- .../Utils/UniqueInternalLinkageNames.cpp | 1 + .../Vectorize/LoopVectorizationLegality.cpp | 20 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 79 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 65 +- .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 7 - .../GlobalISel/legalize-ext-csedebug-output.mir | 3 - .../GlobalISel/legalize-fp128-fconstant.mir | 22 + .../CodeGen/AArch64/aarch64-matrix-umull-smull.ll | 186 ++ llvm/test/CodeGen/AArch64/arm64-windows-calls.ll | 77 + llvm/test/CodeGen/AArch64/cfguard-checks.ll | 14 +- .../CodeGen/AArch64/debug-info-sve-dbg-declare.mir | 16 +- .../CodeGen/AArch64/debug-info-sve-dbg-value.mir | 8 +- llvm/test/CodeGen/AArch64/dllimport.ll | 12 +- .../AArch64/framelayout-sve-basepointer.mir | 2 +- .../AArch64/framelayout-sve-calleesaves-fix.mir | 2 +- .../AArch64/framelayout-sve-scavengingslot.mir | 2 +- llvm/test/CodeGen/AArch64/framelayout-sve.mir | 68 +- llvm/test/CodeGen/AArch64/live-debugvalues-sve.mir | 2 +- llvm/test/CodeGen/AArch64/mingw-refptr.ll | 14 +- llvm/test/CodeGen/AArch64/spillfill-sve.mir | 10 +- llvm/test/CodeGen/AArch64/split-vector-insert.ll | 12 +- .../test/CodeGen/AArch64/stack-protector-target.ll | 2 +- llvm/test/CodeGen/AArch64/sve-alloca-stackid.ll | 4 +- llvm/test/CodeGen/AArch64/sve-bit-counting-pred.ll | 141 ++ .../AArch64/sve-calling-convention-byref.ll | 12 +- llvm/test/CodeGen/AArch64/sve-gep.ll | 3 +- .../AArch64/sve-intrinsic-opts-reinterpret.ll | 56 + .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 227 ++- .../AArch64/sve-ld1-addressing-mode-reg-imm.ll | 6 +- llvm/test/CodeGen/AArch64/sve-localstackalloc.mir | 2 +- ...pred-contiguous-ldst-addressing-mode-reg-imm.ll | 225 ++- ...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 72 +- .../AArch64/sve-st1-addressing-mode-reg-imm.ll | 6 +- llvm/test/CodeGen/AArch64/win-tls.ll | 6 +- llvm/test/CodeGen/AArch64/win_cst_pool.ll | 4 +- llvm/test/CodeGen/AArch64/windows-extern-weak.ll | 2 +- .../AMDGPU/GlobalISel/inst-select-add.s16.mir | 8 +- .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.fmed3.mir | 32 +- .../GlobalISel/inst-select-amdgcn.fmed3.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.ldexp.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-ashr.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-ashr.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-bswap.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fadd.s64.mir | 22 +- .../GlobalISel/inst-select-fcanonicalize.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-fma.s32.mir | 24 +- .../AMDGPU/GlobalISel/inst-select-fmad.s32.mir | 40 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fminnum-ieee.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fminnum.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fmul.mir | 6 +- .../AMDGPU/GlobalISel/inst-select-fract.f64.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fshr.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-lshr.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-lshr.s16.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-mul.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-pattern-add3.mir | 8 +- .../GlobalISel/inst-select-pattern-and-or.mir | 16 +- .../AMDGPU/GlobalISel/inst-select-pattern-or3.mir | 8 +- .../GlobalISel/inst-select-pattern-smed3.mir | 4 +- .../GlobalISel/inst-select-pattern-smed3.s16.mir | 4 +- .../GlobalISel/inst-select-pattern-umed3.mir | 4 +- .../GlobalISel/inst-select-pattern-umed3.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-pattern-xor3.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-sext-inreg.mir | 20 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir | 8 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-shl.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-shl.s16.mir | 4 +- .../inst-select-shuffle-vector.v2s16.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-smulh.mir | 24 +- .../AMDGPU/GlobalISel/inst-select-umulh.mir | 24 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir | 4 +- .../GlobalISel/llvm.amdgcn.raw.buffer.load.ll | 4 +- .../GlobalISel/llvm.amdgcn.struct.buffer.load.ll | 8 +- llvm/test/CodeGen/AMDGPU/accvgpr-copy.mir | 430 ++--- llvm/test/CodeGen/AMDGPU/amdgpu-inline.ll | 4 +- .../CodeGen/AMDGPU/clamp-omod-special-case.mir | 12 +- ...coalescer-subranges-another-copymi-not-live.mir | 2 +- .../coalescer-subranges-another-prune-error.mir | 2 +- .../AMDGPU/coalescer-subregjoin-fullcopy.mir | 10 +- .../coalescer-with-subregs-bad-identical.mir | 16 +- .../CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 10 +- .../CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 16 +- .../CodeGen/AMDGPU/debug-value-scheduler-crash.mir | 12 +- llvm/test/CodeGen/AMDGPU/early-term.mir | 268 +++ llvm/test/CodeGen/AMDGPU/fdiv-nofpexcept.ll | 36 +- .../CodeGen/AMDGPU/fold-immediate-output-mods.mir | 16 +- llvm/test/CodeGen/AMDGPU/fold-vgpr-copy.mir | 2 +- llvm/test/CodeGen/AMDGPU/fold_16bit_imm.mir | 2 +- llvm/test/CodeGen/AMDGPU/hazard-pass-ordering.mir | 2 +- llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir | 10 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fma.legacy.ll | 4 + llvm/test/CodeGen/AMDGPU/mai-hazards.mir | 166 +- .../AMDGPU/memory-legalizer-atomic-insert-end.mir | 2 +- llvm/test/CodeGen/AMDGPU/merge-load-store-vreg.mir | 4 +- .../AMDGPU/pei-build-spill-partial-agpr.mir | 176 +- llvm/test/CodeGen/AMDGPU/pei-build-spill.mir | 1848 ++++++++++---------- .../CodeGen/AMDGPU/power-sched-no-instr-sunit.mir | 4 +- .../AMDGPU/promote-constOffset-to-imm-gfx10.mir | 8 +- .../CodeGen/AMDGPU/promote-constOffset-to-imm.mir | 8 +- llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 23 +- llvm/test/CodeGen/AMDGPU/regbank-reassign.mir | 8 +- .../CodeGen/AMDGPU/regcoal-subrange-join-seg.mir | 4 +- llvm/test/CodeGen/AMDGPU/regcoalesce-dbg.mir | 2 +- ...coalescing-remove-partial-redundancy-assert.mir | 6 +- .../CodeGen/AMDGPU/rename-independent-subregs.mir | 2 +- .../CodeGen/AMDGPU/s_add_co_pseudo_lowering.mir | 14 +- .../sched-assert-onlydbg-value-empty-region.mir | 6 +- llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 34 +- ...d-handleMoveUp-subreg-def-across-subreg-def.mir | 12 +- llvm/test/CodeGen/AMDGPU/sched-prefer-non-mfma.mir | 4 +- llvm/test/CodeGen/AMDGPU/schedule-barrier.mir | 8 +- .../CodeGen/AMDGPU/sdwa-peephole-instr-gfx10.mir | 24 +- llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr.mir | 26 +- llvm/test/CodeGen/AMDGPU/sdwa-preserve.mir | 2 +- llvm/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir | 8 +- llvm/test/CodeGen/AMDGPU/setcc.ll | 16 +- llvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 12 +- .../CodeGen/AMDGPU/smem-no-clause-coalesced.mir | 4 +- .../CodeGen/AMDGPU/spill-agpr-partially-undef.mir | 12 +- llvm/test/CodeGen/AMDGPU/spill-agpr.mir | 316 ++-- .../AMDGPU/stale-livevar-in-twoaddr-pass.mir | 2 +- .../CodeGen/AMDGPU/subreg-split-live-in-error.mir | 18 +- llvm/test/CodeGen/AMDGPU/twoaddr-mad.mir | 2 +- llvm/test/CodeGen/AMDGPU/v_swap_b32.mir | 4 +- llvm/test/CodeGen/AMDGPU/vcmpx-permlane-hazard.mir | 24 +- llvm/test/CodeGen/AMDGPU/waitcnt.mir | 8 +- llvm/test/CodeGen/PowerPC/spe.ll | 49 +- llvm/test/CodeGen/PowerPC/vsx.ll | 40 +- llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 53 +- llvm/test/CodeGen/RISCV/double-fcmp.ll | 48 +- llvm/test/CodeGen/RISCV/double-select-fcmp.ll | 51 +- llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 51 +- llvm/test/CodeGen/RISCV/float-fcmp.ll | 46 +- llvm/test/CodeGen/RISCV/float-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/half-fcmp.ll | 38 +- llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 39 +- llvm/test/CodeGen/RISCV/rv32Zbb.ll | 137 +- llvm/test/CodeGen/RISCV/rv32Zbbp.ll | 138 +- llvm/test/CodeGen/RISCV/rv32Zbs.ll | 52 +- llvm/test/CodeGen/RISCV/rv32Zbt.ll | 480 ++--- llvm/test/CodeGen/RISCV/rv64Zbt.ll | 112 +- llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll | 156 +- llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll | 156 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 324 ++-- llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 296 ++-- llvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll | 797 +++++++-- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 972 +++++++--- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll | 796 +++++++-- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll | 372 +++- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll | 210 +++ llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll | 796 +++++++-- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 972 +++++++--- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 312 +++- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 467 ++++- llvm/test/CodeGen/RISCV/rvv/vfredmax-rv32.ll | 419 ++++- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv32.ll | 419 ++++- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv32.ll | 419 ++++- llvm/test/CodeGen/RISCV/rvv/vfredsum-rv32.ll | 419 ++++- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll | 424 ++++- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 972 +++++++--- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 972 +++++++--- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 972 +++++++--- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 220 ++- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 224 ++- llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll | 312 ++-- llvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll | 797 +++++++-- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll | 388 +++- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll | 388 +++- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll | 519 ++++-- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll | 388 +++- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 1008 ++++++++--- llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 1008 ++++++++--- llvm/test/CodeGen/Thumb2/mve-shuffleext.ll | 267 +++ llvm/test/CodeGen/Thumb2/mve-vcvt.ll | 51 + llvm/test/CodeGen/Thumb2/mve-vmovnstore.ll | 52 + llvm/test/CodeGen/Thumb2/mve-vqdmulh.ll | 81 +- llvm/test/CodeGen/WebAssembly/comparisons-f32.ll | 28 +- llvm/test/CodeGen/WebAssembly/comparisons-f64.ll | 28 +- llvm/test/CodeGen/WebAssembly/simd-comparisons.ll | 68 +- llvm/test/CodeGen/X86/call-rv-marker.ll | 175 ++ llvm/test/CodeGen/X86/non-value-mem-operand.mir | 6 +- llvm/test/CodeGen/X86/pr48727.ll | 51 + llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 20 +- llvm/test/CodeGen/X86/select-prof-codegen.ll | 6 +- llvm/test/CodeGen/X86/statepoint-fixup-call.mir | 4 +- .../CodeGen/X86/statepoint-fixup-copy-prop-neg.mir | 6 +- llvm/test/CodeGen/X86/udiv_fix_sat.ll | 2 +- llvm/test/CodeGen/X86/vector-pack-256.ll | 66 +- llvm/test/LTO/X86/objc-arc-contract.ll | 13 + llvm/test/MC/AMDGPU/add-sub-no-carry.s | 6 +- llvm/test/MC/AMDGPU/buf-fmt-d16-packed.s | 6 +- llvm/test/MC/AMDGPU/buf-fmt-d16-unpacked.s | 6 +- llvm/test/MC/AMDGPU/ds-gfx9.s | 4 +- llvm/test/MC/AMDGPU/ds.s | 12 +- llvm/test/MC/AMDGPU/flat-gfx10.s | 4 +- llvm/test/MC/AMDGPU/flat-global.s | 10 +- llvm/test/MC/AMDGPU/flat-scratch-instructions.s | 10 +- llvm/test/MC/AMDGPU/gfx10_asm_dpp16.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_dpp8.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_ds.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_flat.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_mubuf.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_smem.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_sop.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_vop1.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vop2.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc_e64.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc_sdwa.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopcx.s | 4 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-args-v3.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-args.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-attrs-v3.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-attrs.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-code-props-v3.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-code-props.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-debug-props.s | 6 +- llvm/test/MC/AMDGPU/hsa-wave-size.s | 6 +- llvm/test/MC/AMDGPU/isa-version-hsa.s | 14 +- llvm/test/MC/AMDGPU/isa-version-pal.s | 14 +- llvm/test/MC/AMDGPU/isa-version-unk.s | 14 +- llvm/test/MC/AMDGPU/lit.local.cfg | 8 + llvm/test/MC/AMDGPU/literal16.s | 2 +- llvm/test/MC/AMDGPU/literals.s | 22 +- llvm/test/MC/AMDGPU/mtbuf-gfx10.s | 2 +- llvm/test/MC/AMDGPU/mtbuf.s | 6 +- llvm/test/MC/AMDGPU/mubuf-gfx9.s | 4 +- llvm/test/MC/AMDGPU/mubuf.s | 12 +- llvm/test/MC/AMDGPU/out-of-range-registers.s | 4 +- llvm/test/MC/AMDGPU/reg-syntax-extra.s | 16 +- llvm/test/MC/AMDGPU/regression/bug28165.s | 8 +- llvm/test/MC/AMDGPU/regression/bug28168.s | 4 +- llvm/test/MC/AMDGPU/regression/bug28413.s | 8 +- llvm/test/MC/AMDGPU/regression/bug28538.s | 6 +- llvm/test/MC/AMDGPU/smem.s | 28 +- llvm/test/MC/AMDGPU/smrd.s | 6 +- llvm/test/MC/AMDGPU/sop1-err.s | 4 +- llvm/test/MC/AMDGPU/sop1.s | 16 +- llvm/test/MC/AMDGPU/sop2.s | 16 +- llvm/test/MC/AMDGPU/sopc.s | 4 +- llvm/test/MC/AMDGPU/sopk-err.s | 6 +- llvm/test/MC/AMDGPU/sopk.s | 14 +- llvm/test/MC/AMDGPU/sopp-err.s | 8 +- llvm/test/MC/AMDGPU/sopp.s | 4 +- llvm/test/MC/AMDGPU/vintrp-err.s | 4 +- llvm/test/MC/AMDGPU/vintrp.s | 4 +- llvm/test/MC/AMDGPU/vop1.s | 12 +- llvm/test/MC/AMDGPU/vop3-convert.s | 8 +- llvm/test/MC/AMDGPU/vop3-gfx9.s | 12 +- llvm/test/MC/AMDGPU/vop_dpp.s | 10 +- llvm/test/MC/AMDGPU/vop_dpp_expr.s | 4 +- llvm/test/MC/AMDGPU/vop_sdwa.s | 12 +- llvm/test/MC/AMDGPU/xdl-insts-err.s | 4 +- llvm/test/MachineVerifier/verifier-statepoint.mir | 30 + llvm/test/Object/invalid.test | 2 +- llvm/test/Object/obj2yaml.test | 1 + .../Transforms/Coroutines/coro-spill-promise.ll | 57 + llvm/test/Transforms/FunctionAttrs/willreturn.ll | 68 + .../Inline/optimization-remarks-passed-yaml.ll | 5 +- .../InstCombine/2006-12-15-Range-Test.ll | 82 +- .../InstCombine/2007-03-13-CompareMerge.ll | 27 +- .../Transforms/InstCombine/2007-05-10-icmp-or.ll | 27 +- .../InstCombine/2007-11-15-CompareMiscomp.ll | 27 +- .../Transforms/InstCombine/2008-01-13-AndCmpCmp.ll | 31 +- .../InstCombine/2008-02-28-OrFCmpCrash.ll | 52 +- .../InstCombine/2008-06-21-CompareMiscomp.ll | 27 +- llvm/test/Transforms/InstCombine/2008-08-05-And.ll | 78 +- .../test/Transforms/InstCombine/2012-02-28-ICmp.ll | 34 +- .../InstCombine/2012-03-10-InstCombine.ll | 74 +- .../InstCombine/X86/x86-amx-load-store.ll | 38 + llvm/test/Transforms/InstCombine/and-fcmp.ll | 1523 +++++++++++++++- .../Transforms/InstCombine/and-or-icmp-min-max.ll | 1024 ++++++++++- .../Transforms/InstCombine/and-or-icmp-nullptr.ll | 334 ++++ llvm/test/Transforms/InstCombine/and-or-icmps.ll | 448 +++++ llvm/test/Transforms/InstCombine/and.ll | 157 ++ llvm/test/Transforms/InstCombine/and2.ll | 35 + llvm/test/Transforms/InstCombine/assume.ll | 106 +- llvm/test/Transforms/InstCombine/bit-checks.ll | 843 +++++++-- ...mp-with-select-of-constant-threshold-pattern.ll | 80 +- llvm/test/Transforms/InstCombine/demorgan.ll | 16 + .../Transforms/InstCombine/dont-distribute-phi.ll | 54 +- .../Transforms/InstCombine/fold-bin-operand.ll | 8 + llvm/test/Transforms/InstCombine/freeze.ll | 12 + llvm/test/Transforms/InstCombine/icmp-custom-dl.ll | 18 + llvm/test/Transforms/InstCombine/icmp-logical.ll | 809 ++++++++- llvm/test/Transforms/InstCombine/icmp.ll | 92 + llvm/test/Transforms/InstCombine/ispow2.ll | 288 ++- .../InstCombine/logical-select-inseltpoison.ll | 42 + llvm/test/Transforms/InstCombine/logical-select.ll | 42 + llvm/test/Transforms/InstCombine/merge-icmp.ll | 49 +- .../Transforms/InstCombine/objsize-noverify.ll | 35 + llvm/test/Transforms/InstCombine/onehot_merge.ll | 472 +++++ llvm/test/Transforms/InstCombine/or-fcmp.ll | 1522 +++++++++++++++- llvm/test/Transforms/InstCombine/or.ll | 370 ++++ .../Transforms/InstCombine/prevent-cmp-merge.ll | 57 +- llvm/test/Transforms/InstCombine/range-check.ll | 301 +++- ...add-of-negative-is-non-zero-and-no-underflow.ll | 238 +++ ...egative-or-zero-is-non-zero-and-no-underflow.ll | 155 ++ .../result-of-usub-is-non-zero-and-no-overflow.ll | 411 +++++ llvm/test/Transforms/InstCombine/select-and-or.ll | 96 + .../InstCombine/select-crash-noverify.ll | 16 + .../Transforms/InstCombine/select-ctlz-to-cttz.ll | 57 +- .../Transforms/InstCombine/select-imm-canon.ll | 35 +- llvm/test/Transforms/InstCombine/select.ll | 29 +- llvm/test/Transforms/InstCombine/set.ll | 85 +- .../Transforms/InstCombine/sign-test-and-or.ll | 243 ++- .../InstCombine/signed-truncation-check.ll | 416 +++++ .../test/Transforms/InstCombine/umul-sign-check.ll | 169 ++ .../usub-overflow-known-by-implied-cond.ll | 138 +- .../Transforms/InstCombine/widenable-conditions.ll | 143 ++ llvm/test/Transforms/InstCombine/zext-or-icmp.ll | 50 + llvm/test/Transforms/InstSimplify/gep.ll | 37 +- llvm/test/Transforms/LoopIdiom/memcpy.ll | 106 ++ llvm/test/Transforms/LoopUnroll/opt-levels.ll | 8 +- .../first-order-recurrence-complex.ll | 114 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 149 +- .../SampleProfile/Inputs/inline-replay.txt | 4 +- .../test/Transforms/SampleProfile/inline-replay.ll | 2 +- .../Transforms/SampleProfile/remarks-hotness.ll | 3 +- llvm/test/Transforms/SampleProfile/remarks.ll | 12 +- .../test/Transforms/SimpleLoopUnswitch/pipeline.ll | 39 + .../unique-internal-linkage-names.ll | 3 +- .../dsymutil/Inputs/private/tmp/dwarf5/dwarf5.o | Bin 0 -> 1976 bytes .../dsymutil/Inputs/private/tmp/dwarf5/dwarf5.out | Bin 0 -> 16912 bytes .../Inputs/private/tmp/eh_frame/eh_frame.o | Bin 0 -> 2352 bytes .../Inputs/private/tmp/eh_frame/eh_frame.out | Bin 0 -> 16840 bytes llvm/test/tools/dsymutil/X86/dwarf5.test | 59 + llvm/test/tools/dsymutil/X86/eh_frame.test | 26 + llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 4 +- llvm/test/tools/llvm-readobj/ELF/dynamic-tags.test | 1 + llvm/test/tools/llvm-readobj/ELF/mips-got.test | 4 +- llvm/test/tools/llvm-readobj/ELF/mips-plt.test | 4 +- .../tools/llvm-readobj/ELF/section-symbols.test | 2 +- llvm/test/tools/llvm-readobj/ELF/symbol-shndx.test | 8 +- llvm/test/tools/llvm-readobj/ELF/symtab-shndx.test | 331 ++++ .../obj2yaml/ELF/call-graph-profile-section.yaml | 76 +- llvm/test/tools/obj2yaml/ELF/mips-abi-flags.yaml | 24 +- llvm/test/tools/obj2yaml/ELF/sht-symtab-shndx.yaml | 46 +- llvm/test/tools/obj2yaml/ELF/versym-section.yaml | 15 +- .../test/tools/yaml2obj/ELF/arm-exidx-section.yaml | 2 +- llvm/test/tools/yaml2obj/ELF/sht-symtab-shndx.yaml | 2 +- llvm/tools/dsymutil/DwarfLinkerForBinary.cpp | 117 +- llvm/tools/dsymutil/DwarfLinkerForBinary.h | 39 +- llvm/tools/dsymutil/MachOUtils.cpp | 80 +- llvm/tools/llvm-cov/SourceCoverageViewHTML.cpp | 4 +- llvm/tools/llvm-ifs/llvm-ifs.cpp | 2 +- llvm/tools/llvm-objdump/MachODump.cpp | 4 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 236 ++- llvm/tools/obj2yaml/elf2yaml.cpp | 26 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 7 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 8 + .../unittests/ExecutionEngine/Orc/CoreAPIsTest.cpp | 49 +- llvm/unittests/MI/LiveIntervalTest.cpp | 8 +- llvm/unittests/Object/ELFTest.cpp | 33 + llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 2 +- llvm/utils/TableGen/CodeGenInstruction.cpp | 2 +- llvm/utils/TableGen/CodeGenMapTable.cpp | 2 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 11 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 6 +- llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 104 +- mlir/docs/Dialects/LLVM.md | 174 +- mlir/docs/Dialects/Linalg.md | 6 + mlir/lib/Bindings/Python/IRModules.cpp | 18 + mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 26 - mlir/lib/IR/FunctionImplementation.cpp | 19 +- mlir/lib/Target/CMakeLists.txt | 51 +- mlir/lib/Target/SPIRV/CMakeLists.txt | 28 + .../Target/SPIRV/Deserialization/CMakeLists.txt | 17 + .../SPIRV/Deserialization/Deserialization.cpp | 23 + .../SPIRV/Deserialization/DeserializeOps.cpp | 565 ++++++ .../Deserializer.cpp} | 1303 +------------- .../Target/SPIRV/Deserialization/Deserializer.h | 613 +++++++ mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt | 15 + .../SPIRV/{ => Serialization}/Serialization.cpp | 0 mlir/test/Bindings/Python/ir_affine_map.py | 6 + mlir/test/CMakeLists.txt | 1 + mlir/test/Dialect/Tosa/inlining.mlir | 8 +- mlir/test/IR/core-ops.mlir | 3 - mlir/test/IR/invalid-func-op.mlir | 16 + .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 49 +- .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 279 ++- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 13 +- openmp/CMakeLists.txt | 12 +- openmp/libomptarget/CMakeLists.txt | 4 +- .../libomptarget/deviceRTLs/nvptx/CMakeLists.txt | 5 +- openmp/libomptarget/plugins/amdgpu/CMakeLists.txt | 6 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 2 +- .../plugins/common/MemoryManager/MemoryManager.h | 5 + openmp/libomptarget/src/CMakeLists.txt | 2 +- openmp/runtime/src/include/omp.h.var | 7 +- openmp/runtime/src/include/omp_lib.f90.var | 7 +- openmp/runtime/src/include/omp_lib.h.var | 10 +- openmp/runtime/src/kmp.h | 7 +- openmp/runtime/src/kmp_alloc.cpp | 51 +- 605 files changed, 38771 insertions(+), 10854 deletions(-) create mode 100644 clang/test/Driver/aix-pragma-pack.c create mode 100644 clang/test/Driver/fcs-profile-generate.c create mode 100644 clang/test/Layout/aix-power-natural-interaction.cpp create mode 100644 clang/test/PCH/aix-pragma-pack.c create mode 100644 clang/test/Sema/aix-pragma-pack-and-align.c rename clang/test/SemaOpenCL/{logical-ops.cl => operators.cl} (90%) create mode 100644 libc/src/ctype/isascii.cpp create mode 100644 libc/src/ctype/isascii.h create mode 100644 libc/src/ctype/toascii.cpp create mode 100644 libc/src/ctype/toascii.h create mode 100644 libc/test/src/ctype/isascii_test.cpp create mode 100644 libc/test/src/ctype/toascii_test.cpp create mode 100644 libcxx/include/support/openbsd/xlocale.h create mode 100644 libcxx/test/std/utilities/meta/meta.unary/meta.unary.prop/is_sc [...] create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-fp128-fconstant.mir create mode 100644 llvm/test/CodeGen/AArch64/aarch64-matrix-umull-smull.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-bit-counting-pred.ll create mode 100644 llvm/test/CodeGen/AMDGPU/early-term.mir create mode 100644 llvm/test/CodeGen/X86/call-rv-marker.ll create mode 100644 llvm/test/CodeGen/X86/pr48727.ll create mode 100644 llvm/test/LTO/X86/objc-arc-contract.ll create mode 100644 llvm/test/MachineVerifier/verifier-statepoint.mir create mode 100644 llvm/test/Transforms/Coroutines/coro-spill-promise.ll create mode 100644 llvm/test/Transforms/FunctionAttrs/willreturn.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-amx-load-store.ll create mode 100644 llvm/test/Transforms/LoopIdiom/memcpy.ll create mode 100644 llvm/test/Transforms/SimpleLoopUnswitch/pipeline.ll create mode 100644 llvm/test/tools/dsymutil/Inputs/private/tmp/dwarf5/dwarf5.o create mode 100755 llvm/test/tools/dsymutil/Inputs/private/tmp/dwarf5/dwarf5.out create mode 100644 llvm/test/tools/dsymutil/Inputs/private/tmp/eh_frame/eh_frame.o create mode 100755 llvm/test/tools/dsymutil/Inputs/private/tmp/eh_frame/eh_frame.out create mode 100644 llvm/test/tools/dsymutil/X86/dwarf5.test create mode 100644 llvm/test/tools/dsymutil/X86/eh_frame.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/symtab-shndx.test create mode 100644 mlir/lib/Target/SPIRV/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Deserialization/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/DeserializeOps.cpp rename mlir/lib/Target/SPIRV/{Deserialization.cpp => Deserialization/Deserializer. [...] create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserializer.h create mode 100644 mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt rename mlir/lib/Target/SPIRV/{ => Serialization}/Serialization.cpp (100%)