This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig in repository toolchain/ci/llvm-project.
from 0aff3174dcc [CodeGen] Fix getArrayAccessFor crashes as in bug 32534 wit [...] adds 98856e3943d [AArch64] Fix addressing mode predicates adds 9b1e86f0cb4 [AArch64] Update for Exynos adds fbb228c7d22 [LLDB] Always remove debugserver from LLVM_DISTRIBUTION_COMPONENTS adds 335ac2eb662 Allow additional file suffixes/extensions considered as sou [...] adds 4ae74cc99fb [GVNHoist] Preserve AAResults. adds a247bd1f274 [LLDB] Fix/silence CMake developer warning for LLDB framework. adds db69f1b2295 [GlobalsAA] Restrict ModRef result if any internal method h [...] adds 166cdc02818 [BPF] generate BTF_KIND_VARs for all non-static globals adds 9740f9f0b6e Add -Wtautological-compare to -Wall adds 38c356176b5 Fix include guard and properly order __deregister_frame_info. adds 0f04ffc073d [X86] Only pass v64i8/v32i16 as v16i32 on non-avx512bw targ [...] adds 3e1aee2ba71 [X86] Don't consider v64i1 as a legal type unless v64i8 is [...] adds 7ebde1bf67d Add a shim for setenv on PS4 since it does not exist. adds 34ca6e1fbef [LLDB] Remove debug message in AddLLDB.cmake adds 056c3197694 [LLDB] Only set FRAMEWORK when we're actually building a fr [...] adds 7a3ad48d6de Temporarily Revert "Reapply [LVI] Normalize pointer behavio [...] adds 92611da5bfc Temporarily disable test. adds e278c138a93 [Sema] Add MacroQualified case for FunctionTypeUnwrapper adds 5ad6f279f26 Don't assume that the clang binary's resolved name includes [...] adds 9b958356983 [LLDB] Add core definition for armv8l and armv7l adds 793b42a454a [GlobalsAA] Reenable test. adds 25c5da5a426 AMDGPU Reduce reported maximum group size to 1024 adds 4b472139513 AMDGPU: Switch backend default max workgroup size to 1024 adds 9d7bccab663 AMDGPU: Extend add x, (ext setcc) combine to sub adds bc4bc5aa0d8 Add 8548 CPU definition and attributes adds d8b6b111430 [VFABI] Add LLVM internal mangling for vector functions. adds 7ba28644a1e [Reproducer] Discard reproducer directory if not generated. adds 7be6ec5fa21 [GPGPU] Fix regression test after 395124. adds a4b7613a497 [X86] Remove setOperationAction for FP_TO_SINT v8i16. adds d384ad6b636 [TargetLowering][DAGCombine][MSP430] Shift Amount Threshold [...] adds 1d55c9e59eb [libcxx testing] Fix -Wtautological-overlap-compare bug adds 5b9e4daef06 [ARM,MVE] Use VMOV.{S8,S16} for sign-extended extractelement. adds 9a1c243aa5d [AArch64][SVE] Allocate locals that are scalable vectors. adds bbb29738b58 [InstCombine] Fold PHIs with equal incoming pointers adds 3367686b4d1 [AArch64] Extend storeRegToStackSlot to spill SVE registers. adds 4fec44cd615 [DebugInfo] Add helper for finding entry value candidates [NFC] adds 5e646ff5305 [DebugInfo] Avoid creating entry values for clobbered registers adds cba4a27745a Temporarily revert "[InstCombine] Fold PHIs with equal inco [...] adds 2fe674baa3f [OpenCL] Add remaining vector data builtin functions adds b3853d85262 [mips][test] Add Mips CPU tests. NFC adds 068db2ed4d1 [mips] Show an error if 64-bit target triple provided with [...] adds fed17867cd4 [Mips] Add rematerialization support for ldi.fmt adds 6ea47759008 Revert 57dd4b0 "[ValueTracking] Allow context-sensitive nul [...] adds fd9fa9995cd [libomptarget] Move supporti.h to support.cu adds 4d0e7b628a8 [X86][AVX] Add plausible schedule classes to MASKPAIR/VP2IN [...] adds a12f588ebb1 [ARM,MVE] Add intrinsics for contiguous load/stores. adds a5ce8bd715a [RISCV] Fix wrong CFI directives adds d90804d26be [ARM][MVE] canTailPredicateLoop adds 70cc355f2f4 [InstCombine] Precommit shuffle tests for D70093. adds c5b56caa322 Revert "[RISCV] Fix wrong CFI directives" adds f7499011ca2 [InstCombine] Avoid moving ops that do restrict undef acros [...] adds 33e882d5ada [clangd] Add bool return type to Index::refs API. adds 16bdcc809c7 [clang][Tooling] Filter flags that generate output in Synta [...] adds d1bd5e476b6 SLPVectorizer - make comparison operators + isInSchedulingR [...] adds 66f2ed07468 PPCReduceCRLogicals - fix static analyzer warnings. NFC - F [...] adds b3be859baa8 Sparc - fix uninitialized variable warnings. NFCI. adds 6ebc5089b2d Fix uninitialized variable warning. NFCI. adds 29a5a6eed0f Fix uninitialized variable warning. NFCI. adds e1670175f2c Fix uninitialized variable warning. NFCI. adds 86f07e826f4 PowerPC - fix uninitialized variable warnings. NFCI. adds e84b7a5fe23 Remove commented out CHECK-NEXT to try and appease llvm-cla [...] adds 1eea3fa0638 DWARFDebugLoclists: Add an api to get the location lists of [...] adds 3d6b53980ce [InstCombine] propagate fast-math-flags (FMF) to select whe [...] adds e7aab320b1f [profile] Factor out logic for mmap'ing merged profile, NFC adds e5f3760e8c7 Fix comment spelling {addresing -> addressing} (NFC) adds 4e2ce228ae7 [BPF] Add preserve_access_index attribute for record definition adds e9bf7a60a03 [SLP] reduce code duplication for min/max vs. other reducti [...] adds f5824799f61 [BPF] add missing attribute in pragma-attribute-supported-a [...] adds 8b2b2c08d99 Don't set LLVM_NO_DEAD_STRIP on AIX adds 7417cc149be Fix typo in DwarfDebug [NFC] adds 3289352e6bb [RISCV] Use compiler-rt if no GCC installation detected adds 1583158042a [BPF] fix clang test failure for bpf-attr-preserve-access-i [...] adds 142cbe73e9f [SLP] improve test readability; NFC adds 643ac6c0420 [AArch64][v8.3a] Add LDRA '[xN]!' alias. adds 7313d7d6188 [AArch64][v8.3a] Add missing imp-defs on RETA*. adds 1ca85b3d33a [llvm-bcanalyzer] Don't dump the contents if -dump is not passed new 2bf9b9a5a3a [TTI] Fix cast cost on vector types. new de94cda81bd [LiveInterval] Allow updating subranges with slightly out-dated IR new 3216d284491 [mips] Add tests to check `jal sym+offset`. NFC new 14d31622851 [mips] Add test to check ELF output for JAL XGOT expansion. NFC new 63bbbcde9f6 [mips] Reduce number of nested `if` statements. NFC new 84e83b54bd7 [TargetLowering] Increase the storage size of NumRegistersF [...]
The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang-tools-extra/clangd/index/Index.cpp | 2 +- clang-tools-extra/clangd/index/Index.h | 6 +- clang-tools-extra/clangd/index/MemIndex.cpp | 12 +- clang-tools-extra/clangd/index/MemIndex.h | 2 +- clang-tools-extra/clangd/index/Merge.cpp | 18 +- clang-tools-extra/clangd/index/Merge.h | 2 +- clang-tools-extra/clangd/index/dex/Dex.cpp | 12 +- clang-tools-extra/clangd/index/dex/Dex.h | 2 +- .../clangd/unittests/CodeCompleteTests.cpp | 6 +- clang-tools-extra/clangd/unittests/DexTests.cpp | 12 +- clang-tools-extra/clangd/unittests/IndexTests.cpp | 6 +- clang-tools-extra/clangd/unittests/XRefsTests.cpp | 3 +- clang/docs/ClangFormat.rst | 6 +- clang/docs/ClangFormatStyleOptions.rst | 20 + clang/docs/ReleaseNotes.rst | 18 + clang/include/clang/Basic/Attr.td | 8 + clang/include/clang/Basic/AttrDocs.td | 11 + clang/include/clang/Basic/DiagnosticGroups.td | 1 + clang/include/clang/Basic/arm_mve.td | 118 ++ clang/include/clang/Basic/arm_mve_defs.td | 50 +- clang/include/clang/Format/Format.h | 4 + .../clang/Tooling/Inclusions/IncludeStyle.h | 20 + clang/lib/Basic/Targets/PPC.cpp | 27 +- clang/lib/Basic/Targets/PPC.h | 4 +- clang/lib/CodeGen/CGBuiltin.cpp | 7 + clang/lib/CodeGen/CGExpr.cpp | 75 +- clang/lib/Driver/ToolChains/Arch/PPC.cpp | 2 + clang/lib/Driver/ToolChains/RISCVToolchain.cpp | 29 +- clang/lib/Driver/ToolChains/RISCVToolchain.h | 3 + clang/lib/Format/Format.cpp | 2 + clang/lib/Sema/OpenCLBuiltins.td | 52 +- clang/lib/Sema/SemaDeclAttr.cpp | 30 +- clang/lib/Sema/SemaType.cpp | 9 +- clang/lib/Tooling/ArgumentsAdjusters.cpp | 16 +- clang/lib/Tooling/Inclusions/HeaderIncludes.cpp | 5 +- clang/test/CodeGen/arm-mve-intrinsics/load-store.c | 1325 ++++++++++++++++++++ .../CodeGen/bpf-attr-preserve-access-index-1.c | 23 + .../CodeGen/bpf-attr-preserve-access-index-2.c | 24 + .../CodeGen/bpf-attr-preserve-access-index-3.c | 32 + .../CodeGen/bpf-attr-preserve-access-index-4.c | 33 + .../CodeGen/bpf-attr-preserve-access-index-5.c | 32 + .../CodeGen/bpf-attr-preserve-access-index-6.c | 32 + .../CodeGen/bpf-attr-preserve-access-index-7.c | 36 + .../CodeGen/bpf-attr-preserve-access-index-8.c | 36 + .../riscv32-unknown-elf/lib/crtbegin.o | 0 .../riscv32-unknown-elf/lib/crtend.o | 0 .../riscv64-unknown-elf/lib/crtbegin.o | 0 .../riscv64-unknown-elf/lib/crtend.o | 0 clang/test/Driver/arm64_32-link.c | 2 +- clang/test/Driver/clang-translation.c | 12 + clang/test/Driver/riscv32-toolchain-extra.c | 16 +- clang/test/Driver/riscv64-toolchain-extra.c | 16 +- clang/test/Frontend/macro_defined_type.cpp | 4 + ...pragma-attribute-supported-attributes-list.test | 1 + clang/test/Misc/target-invalid-cpu-note.c | 8 +- clang/test/Misc/warning-wall.c | 95 ++ clang/test/Preprocessor/init.c | 6 + clang/test/Sema/bpf-attr-preserve-access-index.c | 48 + clang/test/Sema/warn-bitwise-compare.c | 1 + clang/test/Sema/warn-overlap.c | 1 + clang/test/SemaCXX/warn-bitwise-compare.cpp | 1 + clang/tools/clang-format/ClangFormat.cpp | 6 +- clang/unittests/Format/FormatTest.cpp | 2 + clang/unittests/Format/SortIncludesTest.cpp | 51 + clang/unittests/Tooling/ToolingTest.cpp | 34 + clang/utils/TableGen/MveEmitter.cpp | 122 +- compiler-rt/CMakeLists.txt | 2 + compiler-rt/lib/crt/CMakeLists.txt | 1 + compiler-rt/lib/crt/crtbegin.c | 12 +- compiler-rt/lib/profile/InstrProfilingFile.c | 73 +- compiler-rt/lib/profile/InstrProfilingUtil.h | 4 +- compiler-rt/test/crt/ctor_dtor.c | 16 +- libcxx/test/support/container_debug_tests.h | 6 +- lldb/cmake/modules/AddLLDB.cmake | 9 +- lldb/cmake/modules/LLDBConfig.cmake | 9 + lldb/include/lldb/Utility/ArchSpec.h | 2 + lldb/include/lldb/Utility/Reproducer.h | 2 +- .../Python/lldbsuite/test/lldbplatformutil.py | 2 +- .../Python/lldbsuite/test/make/Makefile.rules | 2 +- lldb/source/API/CMakeLists.txt | 3 +- lldb/source/Utility/ArchSpec.cpp | 6 + lldb/source/Utility/Reproducer.cpp | 8 +- lldb/test/API/CMakeLists.txt | 6 - lldb/test/Shell/Reproducer/Inputs/Discard.in | 5 + lldb/test/Shell/Reproducer/TestDiscard.test | 13 + llvm/cmake/modules/AddLLVM.cmake | 2 +- llvm/include/llvm/Analysis/GlobalsModRef.h | 3 + llvm/include/llvm/Analysis/VectorUtils.h | 7 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 7 +- llvm/include/llvm/CodeGen/LiveInterval.h | 27 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 5 + llvm/include/llvm/CodeGen/TargetLowering.h | 10 +- llvm/include/llvm/DebugInfo/DWARF/DWARFUnit.h | 18 +- llvm/lib/Analysis/GlobalsModRef.cpp | 19 +- llvm/lib/Analysis/InstructionSimplify.cpp | 10 +- llvm/lib/Analysis/LazyValueInfo.cpp | 186 ++- llvm/lib/Analysis/VFABIDemangling.cpp | 29 +- llvm/lib/Analysis/ValueTracking.cpp | 9 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 2 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 118 +- llvm/lib/CodeGen/LiveInterval.cpp | 19 +- llvm/lib/CodeGen/RegisterCoalescer.cpp | 12 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 10 +- .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 9 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 8 +- llvm/lib/CodeGen/TargetLoweringBase.cpp | 5 +- llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 56 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 18 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 54 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 1 + llvm/lib/Target/AArch64/AArch64InstrFormats.td | 4 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 23 + .../Target/AArch64/AArch64MachineFunctionInfo.h | 3 + llvm/lib/Target/AArch64/AArch64SchedExynosM3.td | 18 +- llvm/lib/Target/AArch64/AArch64SchedExynosM4.td | 18 +- llvm/lib/Target/AArch64/AArch64SchedPredicates.td | 8 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 8 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 22 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 3 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 7 +- llvm/lib/Target/ARM/ARMISelLowering.h | 2 +- llvm/lib/Target/ARM/ARMSubtarget.cpp | 5 + llvm/lib/Target/ARM/ARMSubtarget.h | 3 + llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 107 +- llvm/lib/Target/ARM/MVETailPredication.cpp | 2 +- llvm/lib/Target/BPF/BTF.h | 2 - llvm/lib/Target/BPF/BTFDebug.cpp | 9 +- llvm/lib/Target/MSP430/MSP430ISelLowering.cpp | 7 +- llvm/lib/Target/MSP430/MSP430ISelLowering.h | 2 +- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 2 - llvm/lib/Target/Mips/MipsISelLowering.cpp | 13 +- llvm/lib/Target/Mips/MipsMSAInstrInfo.td | 1 + llvm/lib/Target/Mips/MipsSubtarget.cpp | 4 + llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.h | 2 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 10 +- llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.h | 2 +- llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp | 12 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 2 +- llvm/lib/Target/Sparc/DelaySlotFiller.cpp | 2 +- llvm/lib/Target/Sparc/LeonPasses.h | 2 +- llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZLongBranch.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 88 +- llvm/lib/Target/X86/X86InstrAVX512.td | 44 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 3 + .../Transforms/InstCombine/InstCombineSelect.cpp | 6 +- .../InstCombine/InstructionCombining.cpp | 4 +- llvm/lib/Transforms/Scalar/GVNHoist.cpp | 1 + llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 114 +- llvm/test/Analysis/CostModel/X86/fptosi.ll | 24 +- .../GlobalsModRef/intrinsic_addressnottaken1.ll | 44 + .../GlobalsModRef/intrinsic_addressnottaken2.ll | 50 + .../GlobalsModRef/intrinsic_addresstaken.ll | 52 + ...nforcment.mir => branch-target-enforcement.mir} | 4 +- llvm/test/CodeGen/AArch64/framelayout-sve.mir | 67 + llvm/test/CodeGen/AArch64/spillfill-sve.mir | 92 ++ llvm/test/CodeGen/AArch64/sve-alloca-stackid.ll | 17 + llvm/test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 5 +- llvm/test/CodeGen/AMDGPU/array-ptr-calc-i32.ll | 2 +- .../AMDGPU/attr-amdgpu-flat-work-group-size-v3.ll | 18 +- .../AMDGPU/attr-amdgpu-flat-work-group-size.ll | 18 +- llvm/test/CodeGen/AMDGPU/combine-cond-add-sub.ll | 74 ++ .../AMDGPU/hsa-metadata-kernel-code-props-v3.ll | 19 +- .../AMDGPU/hsa-metadata-kernel-code-props.ll | 26 +- .../AMDGPU/large-work-group-promote-alloca.ll | 7 +- .../AMDGPU/lower-range-metadata-intrinsic-call.ll | 2 +- llvm/test/CodeGen/AMDGPU/occupancy-levels.ll | 10 +- llvm/test/CodeGen/AMDGPU/private-memory-r600.ll | 2 +- .../CodeGen/AMDGPU/promote-alloca-addrspacecast.ll | 2 +- .../CodeGen/AMDGPU/promote-alloca-to-lds-icmp.ll | 2 +- .../CodeGen/AMDGPU/promote-alloca-to-lds-phi.ll | 2 +- .../CodeGen/AMDGPU/promote-alloca-to-lds-select.ll | 2 +- .../ARM/regcoal-invalid-subrange-update.mir | 81 ++ llvm/test/CodeGen/BPF/BTF/global-var-inited.ll | 20 +- llvm/test/CodeGen/MSP430/shift-amount-threshold.ll | 31 +- llvm/test/CodeGen/Mips/cpus-no-mips64.ll | 16 + llvm/test/CodeGen/Mips/cpus.ll | 65 + llvm/test/CodeGen/Mips/msa/remat-ldi.ll | 107 ++ llvm/test/CodeGen/Thumb2/mve-extractelt.ll | 86 ++ .../CodeGen/Thumb2/mve-intrinsics/load-store.ll | 1208 ++++++++++++++++++ llvm/test/CodeGen/X86/min-legal-vector-width.ll | 35 + .../MIR/ARM/dbgcall-site-propagated-value.mir | 185 +++ llvm/test/MC/AArch64/armv8.3a-signed-pointer.s | 8 + .../AArch64/armv8.3a-signed-pointer.txt | 22 +- llvm/test/MC/Mips/expansion-jal-sym-pic.s | 676 +++++++++- llvm/test/Other/bcanalyzer-dump-option.txt | 11 + llvm/test/Transforms/FunctionAttrs/nonnull.ll | 2 +- .../test/Transforms/InstCombine/clamp-to-minmax.ll | 63 +- llvm/test/Transforms/InstCombine/known-non-zero.ll | 4 +- llvm/test/Transforms/InstCombine/minmax-fold.ll | 6 +- llvm/test/Transforms/InstCombine/minmax-fp.ll | 22 +- .../InstCombine/unordered-fcmp-select.ll | 42 +- llvm/test/Transforms/InstCombine/vec_shuffle.ll | 205 +++ .../test/Transforms/InstSimplify/known-non-zero.ll | 10 +- .../Transforms/JumpThreading/combine-metadata.ll | 3 +- llvm/test/Transforms/LICM/AMDGPU/bitcast.ll | 21 + .../LICM}/AMDGPU/lit.local.cfg | 0 llvm/test/Transforms/LICM/hoist-mustexec.ll | 4 +- .../LoopVectorize/ARM/prefer-tail-loop-folding.ll | 619 ++++++++- .../test/Transforms/SLPVectorizer/X86/reduction.ll | 12 +- llvm/tools/llvm-bcanalyzer/llvm-bcanalyzer.cpp | 5 +- llvm/unittests/Analysis/VectorFunctionABITest.cpp | 13 + .../libomptarget/deviceRTLs/nvptx/CMakeLists.txt | 1 + .../deviceRTLs/nvptx/src/omptarget-nvptx.h | 1 - .../nvptx/src/{supporti.h => support.cu} | 74 +- openmp/libomptarget/deviceRTLs/nvptx/src/support.h | 74 +- .../deviceRTLs/nvptx/src/target_impl.h | 5 +- polly/test/GPGPU/cuda-managed-memory-simple.ll | 2 +- 209 files changed, 7342 insertions(+), 933 deletions(-) create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/load-store.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-1.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-2.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-3.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-4.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-5.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-6.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-7.c create mode 100644 clang/test/CodeGen/bpf-attr-preserve-access-index-8.c delete mode 100644 clang/test/Driver/Inputs/basic_riscv32_nogcc_tree/riscv32-unkno [...] delete mode 100644 clang/test/Driver/Inputs/basic_riscv32_nogcc_tree/riscv32-unkno [...] delete mode 100644 clang/test/Driver/Inputs/basic_riscv64_nogcc_tree/riscv64-unkno [...] delete mode 100644 clang/test/Driver/Inputs/basic_riscv64_nogcc_tree/riscv64-unkno [...] create mode 100644 clang/test/Misc/warning-wall.c create mode 100644 clang/test/Sema/bpf-attr-preserve-access-index.c create mode 100644 lldb/test/Shell/Reproducer/Inputs/Discard.in create mode 100644 lldb/test/Shell/Reproducer/TestDiscard.test create mode 100644 llvm/test/Analysis/GlobalsModRef/intrinsic_addressnottaken1.ll create mode 100644 llvm/test/Analysis/GlobalsModRef/intrinsic_addressnottaken2.ll create mode 100644 llvm/test/Analysis/GlobalsModRef/intrinsic_addresstaken.ll rename llvm/test/CodeGen/AArch64/{branch-target-enforcment.mir => branch-target-en [...] create mode 100644 llvm/test/CodeGen/AArch64/spillfill-sve.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-alloca-stackid.ll create mode 100644 llvm/test/CodeGen/ARM/regcoal-invalid-subrange-update.mir create mode 100644 llvm/test/CodeGen/Mips/cpus-no-mips64.ll create mode 100644 llvm/test/CodeGen/Mips/cpus.ll create mode 100644 llvm/test/CodeGen/Mips/msa/remat-ldi.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-extractelt.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/load-store.ll create mode 100644 llvm/test/DebugInfo/MIR/ARM/dbgcall-site-propagated-value.mir create mode 100644 llvm/test/Other/bcanalyzer-dump-option.txt create mode 100644 llvm/test/Transforms/LICM/AMDGPU/bitcast.ll copy llvm/test/{Analysis/CostModel => Transforms/LICM}/AMDGPU/lit.local.cfg (100%) rename openmp/libomptarget/deviceRTLs/nvptx/src/{supporti.h => support.cu} (79%)