This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 996d6ddb49d [X86][AVX512] Tag binop/rounding/sae instructions scheduler [...] new 73846526685 [CodeGen] Print "%vreg0" as "%0" in both MIR and debug output
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/MachineOperand.h | 4 +- include/llvm/CodeGen/TargetInstrInfo.h | 16 ++--- include/llvm/CodeGen/TargetRegisterInfo.h | 4 +- lib/CodeGen/DetectDeadLanes.cpp | 12 ++-- lib/CodeGen/LiveIntervalAnalysis.cpp | 20 +++---- lib/CodeGen/MachineVerifier.cpp | 2 +- lib/CodeGen/PeepholeOptimizer.cpp | 20 +++---- lib/CodeGen/RegAllocGreedy.cpp | 30 +++++----- lib/CodeGen/RegisterCoalescer.cpp | 54 ++++++++--------- lib/CodeGen/RenameIndependentSubregs.cpp | 24 ++++---- lib/CodeGen/SplitKit.cpp | 4 +- lib/CodeGen/TargetRegisterInfo.cpp | 4 +- lib/Target/AArch64/AArch64InstrInfo.cpp | 22 +++---- lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp | 12 ++-- lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 34 +++++------ lib/Target/AMDGPU/SIFoldOperands.cpp | 8 +-- lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 10 ++-- lib/Target/AMDGPU/SIRegisterInfo.cpp | 10 ++-- lib/Target/ARM/ARMBaseInstrInfo.cpp | 2 +- lib/Target/ARM/ARMBaseInstrInfo.h | 16 ++--- lib/Target/BPF/BPFISelDAGToDAG.cpp | 8 +-- lib/Target/Hexagon/BitTracker.cpp | 16 ++--- lib/Target/Hexagon/HexagonBitSimplify.cpp | 22 +++---- lib/Target/Hexagon/HexagonBlockRanges.cpp | 2 +- lib/Target/Hexagon/HexagonConstPropagation.cpp | 2 +- lib/Target/Hexagon/HexagonEarlyIfConv.cpp | 34 +++++------ lib/Target/Hexagon/HexagonExpandCondsets.cpp | 70 +++++++++++----------- lib/Target/Hexagon/HexagonGenInsert.cpp | 8 +-- lib/Target/Hexagon/HexagonHardwareLoops.cpp | 6 +- lib/Target/Hexagon/HexagonPeephole.cpp | 40 ++++++------- lib/Target/Hexagon/HexagonStoreWidening.cpp | 6 +- lib/Target/Hexagon/HexagonSubtarget.cpp | 8 +-- lib/Target/NVPTX/NVPTXPeephole.cpp | 6 +- lib/Target/PowerPC/PPCBranchCoalescing.cpp | 38 ++++++------ lib/Target/PowerPC/PPCInstrInfo.cpp | 2 +- lib/Target/PowerPC/PPCMIPeephole.cpp | 10 ++-- lib/Target/PowerPC/PPCVSXFMAMutate.cpp | 40 ++++++------- lib/Target/X86/X86ISelLowering.cpp | 4 +- test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 30 +++++----- .../AArch64/GlobalISel/verify-regbankselected.mir | 4 +- .../CodeGen/AArch64/GlobalISel/verify-selected.mir | 6 +- test/CodeGen/AArch64/aarch64-stp-cluster.ll | 56 ++++++++--------- test/CodeGen/AArch64/arm64-fast-isel-rem.ll | 4 +- test/CodeGen/AArch64/arm64-ldp-cluster.ll | 52 ++++++++-------- .../AArch64/arm64-misched-forwarding-A53.ll | 6 +- test/CodeGen/AArch64/arm64-misched-memdep-bug.ll | 10 ++-- test/CodeGen/AArch64/tailcall_misched_graph.ll | 10 ++-- test/CodeGen/AMDGPU/lds-output-queue.ll | 18 +++--- test/CodeGen/AMDGPU/liveness.mir | 2 +- test/CodeGen/AMDGPU/spill-empty-live-interval.mir | 2 +- test/CodeGen/AMDGPU/subreg-intervals.mir | 4 +- test/CodeGen/ARM/2011-11-14-EarlyClobber.ll | 4 +- test/CodeGen/ARM/Windows/dbzchk.ll | 2 +- test/CodeGen/ARM/crash-greedy.ll | 2 +- test/CodeGen/ARM/misched-copy-arm.ll | 6 +- test/CodeGen/ARM/misched-int-basic-thumb2.mir | 24 ++++---- test/CodeGen/ARM/misched-int-basic.mir | 14 ++--- test/CodeGen/ARM/single-issue-r52.mir | 14 ++--- test/CodeGen/ARM/subreg-remat.ll | 8 +-- .../AVR/select-must-add-unconditional-jump.ll | 8 +-- test/CodeGen/Hexagon/circ_ldd_bug.ll | 8 +-- test/CodeGen/Hexagon/expand-condsets-rm-reg.mir | 4 +- test/CodeGen/Hexagon/post-inc-aa-metadata.ll | 2 +- .../Lanai/lanai-misched-trivial-disjoint.ll | 2 +- test/CodeGen/MIR/AArch64/spill-fold.mir | 2 +- test/CodeGen/PowerPC/quadint-return.ll | 4 +- test/CodeGen/WebAssembly/dbgvalue.ll | 2 +- test/CodeGen/X86/2011-09-14-valcoalesce.ll | 12 ++-- test/CodeGen/X86/GlobalISel/x86_64-fallback.ll | 2 +- test/CodeGen/X86/cmovcmov.ll | 10 ++-- test/CodeGen/X86/coalescer-dce.ll | 28 ++++----- test/CodeGen/X86/crash.ll | 6 +- test/CodeGen/X86/handle-move.ll | 18 +++--- test/CodeGen/X86/invalid-liveness.mir | 6 +- test/CodeGen/X86/liveness-local-regalloc.ll | 2 +- test/CodeGen/X86/misched-copy.ll | 2 +- test/CodeGen/X86/norex-subreg.ll | 6 +- test/CodeGen/X86/phys_subreg_coalesce-3.ll | 8 +-- .../X86/live-debug-vars-unused-arg-debugonly.mir | 6 +- 79 files changed, 523 insertions(+), 523 deletions(-)