This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 9cb56c603f5 [AMDGPU] Fix-up cases where writelane has 2 SGPR operands new 42a92bf21c8 [RISCV] Add MachineInstr immediate verification
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 1 + lib/Target/RISCV/RISCVInstrInfo.cpp | 60 +++++++++++++++++++++- lib/Target/RISCV/RISCVInstrInfo.h | 10 +++- lib/Target/RISCV/RISCVInstrInfo.td | 16 ++++++ lib/Target/RISCV/RISCVSubtarget.cpp | 2 +- lib/Target/RISCV/Utils/RISCVBaseInfo.h | 16 ++++++ test/CodeGen/RISCV/verify-instr.mir | 11 ++++ 7 files changed, 112 insertions(+), 4 deletions(-) create mode 100644 test/CodeGen/RISCV/verify-instr.mir