This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 1d7887e3342 [Support/Parallel] - Do not use a task group for a very sma [...] new 0472b1ccd49 [ARM][AArch64] Cortex-A75 and Cortex-A55 support new 8f31059722e [x86] Handle more cases where we can re-use an atomic opera [...] new 0b54cd97e17 [x86] Teach the "generic" x86 CPU to avoid patterns that ar [...]
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/Support/AArch64TargetParser.def | 8 ++- include/llvm/Support/ARMTargetParser.def | 5 ++ include/llvm/Support/TargetParser.h | 56 ++++++++------- lib/Support/TargetParser.cpp | 14 ++++ lib/Target/AArch64/AArch64.td | 30 +++++++- lib/Target/AArch64/AArch64InstrInfo.td | 2 +- lib/Target/AArch64/AArch64Subtarget.cpp | 4 +- lib/Target/AArch64/AArch64Subtarget.h | 2 + lib/Target/ARM/ARM.td | 14 ++++ lib/Target/ARM/ARMSubtarget.cpp | 2 + lib/Target/ARM/ARMSubtarget.h | 2 + lib/Target/X86/X86.td | 14 +++- lib/Target/X86/X86ISelLowering.cpp | 36 ++++++++-- test/CodeGen/AArch64/cpus.ll | 2 + test/CodeGen/AArch64/remat.ll | 4 +- test/CodeGen/X86/atomic-eflags-reuse.ll | 86 +++++++++++++++++++++++ test/CodeGen/X86/avx-schedule.ll | 16 +++-- test/CodeGen/X86/lea32-schedule.ll | 21 ++++-- test/CodeGen/X86/lea64-schedule.ll | 21 ++++-- test/CodeGen/X86/vector-shuffle-512-v16.ll | 3 +- test/DebugInfo/COFF/register-variables.ll | 12 ++-- test/MC/AArch64/armv8.2a-dotprod.s | 2 + test/MC/AArch64/armv8.3a-rcpc.s | 3 + test/MC/ARM/armv8.2a-dotprod-a32.s | 2 + test/MC/ARM/armv8.2a-dotprod-t32.s | 2 + test/MC/Disassembler/AArch64/armv8.2a-dotprod.txt | 2 + test/MC/Disassembler/AArch64/armv8.3a-rcpc.txt | 3 + unittests/Support/TargetParserTest.cpp | 36 +++++++++- 28 files changed, 335 insertions(+), 69 deletions(-)