This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Os in repository toolchain/ci/llvm-project.
from 88f4054f48c [X86] Add BSR/BSF/BSWAP intrinsics to ia32intrin.h to match gcc. adds 10f69948fb9 [pp-trace] Modernize the code adds be860a04b62 [pp-trace] Wrap code in clang::pp_trace adds 54ce1b18c5f [pp-trace] Delete redundant clang:: adds 977934f00f7 [ConstantRange] Add getFull() + getEmpty() named constructors; NFC adds 0a5d4b84724 [llvm-objcopy] - Report SHT_GROUP sections with invalid alignment. adds 5cd4eb96f65 [SLPVectorizer] shouldReorderOperands - just check for reor [...] adds 7d676dfd86f [x86] improve the default expansion of uaddsat/usubsat adds 272571718c0 Recommit r356738 "[llvm-objcopy] - Implement replaceSection [...] adds 4dc851964c0 [CGP] Make several static functions member functions (NFC) adds a71c0ed471e [X86][AVX] Start shuffle combining from ZERO_EXTEND_VECTOR_ [...] adds 4465a765ee3 [X86] Remove icmp undef from reduced tests adds 07e3071854d [LegalizeDAG] Expand i16 bswap directly to a rotate by 8 in [...] adds 803c7782d5c [WebAssembly] Rename a variable in CFGSort (NFC) adds 6af0363857f [X86] Make _bswap intrinsic a function instead of a macro t [...] adds 87d4ab8b92e [X86][SSE41] Start shuffle combining from ZERO_EXTEND_VECTO [...] new b15c35aff87 Un-revert "[coroutines][PR40978] Emit error for co_yield wi [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang-tools-extra/docs/pp-trace.rst | 2 +- clang-tools-extra/pp-trace/PPCallbacksTracker.cpp | 191 ++--- clang-tools-extra/pp-trace/PPCallbacksTracker.h | 159 ++-- clang-tools-extra/pp-trace/PPTrace.cpp | 187 ++-- .../test/pp-trace/pp-trace-conditional.cpp | 2 +- .../test/pp-trace/pp-trace-filter.cpp | 6 +- clang-tools-extra/test/pp-trace/pp-trace-ident.cpp | 2 +- .../test/pp-trace/pp-trace-include.cpp | 2 +- clang-tools-extra/test/pp-trace/pp-trace-macro.cpp | 2 +- .../test/pp-trace/pp-trace-modules.cpp | 2 +- .../test/pp-trace/pp-trace-pragma-general.cpp | 2 +- .../test/pp-trace/pp-trace-pragma-ms.cpp | 2 +- .../test/pp-trace/pp-trace-pragma-opencl.cpp | 2 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 2 + clang/include/clang/Sema/Scope.h | 3 + clang/lib/Headers/ia32intrin.h | 6 +- clang/lib/Parse/ParseStmt.cpp | 3 +- clang/lib/Sema/Scope.cpp | 4 +- clang/lib/Sema/SemaCoroutine.cpp | 64 +- clang/test/SemaCXX/coroutines.cpp | 63 +- clang/test/SemaCXX/exceptions.cpp | 5 + llvm/include/llvm/IR/ConstantRange.h | 22 +- llvm/lib/Analysis/LazyValueInfo.cpp | 10 +- llvm/lib/Analysis/ScalarEvolution.cpp | 14 +- llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 44 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 5 +- llvm/lib/IR/ConstantRange.cpp | 128 +-- llvm/lib/IR/Verifier.cpp | 2 +- llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp | 8 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 107 ++- llvm/lib/Transforms/Scalar/Float2Int.cpp | 6 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 52 +- llvm/test/CodeGen/X86/avg.ll | 110 +-- llvm/test/CodeGen/X86/avx512-vec-cmp.ll | 7 +- llvm/test/CodeGen/X86/cast-vsel.ll | 5 +- llvm/test/CodeGen/X86/combine-pmuldq.ll | 16 +- llvm/test/CodeGen/X86/combine-shl.ll | 21 +- llvm/test/CodeGen/X86/hoist-spill.ll | 6 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 16 +- llvm/test/CodeGen/X86/pmul.ll | 79 +- llvm/test/CodeGen/X86/psubus.ll | 135 ++- llvm/test/CodeGen/X86/slow-pmulld.ll | 460 +++++----- .../CodeGen/X86/tail-dup-merge-loop-headers.ll | 40 +- llvm/test/CodeGen/X86/tail-dup-repeat.ll | 8 +- llvm/test/CodeGen/X86/uadd_sat.ll | 16 +- llvm/test/CodeGen/X86/uadd_sat_vec.ll | 936 +++++++++------------ llvm/test/CodeGen/X86/usub_sat.ll | 4 +- llvm/test/CodeGen/X86/usub_sat_vec.ll | 572 ++++++------- llvm/test/CodeGen/X86/vec_int_to_fp.ll | 9 +- llvm/test/CodeGen/X86/vector-idiv-udiv-128.ll | 116 ++- llvm/test/CodeGen/X86/vector-idiv-udiv-256.ll | 96 +-- llvm/test/CodeGen/X86/vector-pcmp.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 51 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 59 +- llvm/test/CodeGen/X86/vector-shift-shl-sub128.ll | 35 +- llvm/test/CodeGen/X86/vector-zext.ll | 182 ++-- .../ELF/Inputs/compress-debug-sections.yaml | 20 + .../ELF/compress-debug-sections-groups.test | 53 ++ .../llvm-objcopy/ELF/group-addr-misaligned.test | 38 + llvm/tools/llvm-objcopy/ELF/Object.cpp | 10 + llvm/tools/llvm-objcopy/ELF/Object.h | 2 + llvm/unittests/IR/ConstantRangeTest.cpp | 6 +- 63 files changed, 2061 insertions(+), 2168 deletions(-) create mode 100644 llvm/test/tools/llvm-objcopy/ELF/compress-debug-sections-groups.test create mode 100644 llvm/test/tools/llvm-objcopy/ELF/group-addr-misaligned.test