This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig in repository toolchain/ci/llvm-project.
from 73855e43009 [X86] Add test case for opposite branch condition for PR44412. NFC adds 7544cb8807b [mlir][docs] Remove redundant path prefix adds 8be5a0fe12b [OPENMP]Emit artificial threprivate vars as threadlocal, if [...] adds 79d401905fc [amdgpu] Fix scoreboard updating on `s_waitcnt_vscnt`. adds b65ca8e5db6 Revert "[Diagnostic] Add ftabstop to -Wmisleading-indentation" adds 64cf26548a4 AMDGPU: Precommit test showing extra instructions are introduced adds 4ae3120ed81 [LegalizeVectorOps][AArch64] Stop asking for v4f16 fp_round [...] adds 1cc8a74de34 [X86] Use carry flag from add for (seteq (add X, -1), -1). adds 374e0299cf0 [X86][InstCombine] Add constant folding and simplification [...] adds 26bdc603f76 [X86] Constant fold KSHIFT of an all zeros vector to just a [...] adds e3e13db714e [ELF][RISCV] Improve error message for unknown relocations adds 4d7201e7b98 DAG: Stop trying to fold FP -(x-y) -> y-x in getNode with nsz adds 468a0cb5f39 [X86] Add X87 FCMOV support to X86FlagsCopyLowering. adds 86f48999f46 [X86] Fix typo in getCMovOpcode. adds e9963034314 [Attributor] AAValueConstantRange: Value range analysis usi [...] adds 47e3d3ec0c5 [ELF][RISCV][test] Test absolute/PC-relative/branch relocat [...] adds d2bb8c16e71 [MC][TargetMachine] Delete MCTargetOptions::MCPIECopyRelocations adds 8af492ade1b add strict float for round operation adds 773667b8c20 clang-tidy doc: Remove severities as they don't make consensus adds f323ab919a7 [ARM] Add +mve feature to mve tests. NFC adds 9b24dad6c06 [lldb][NFC] Make some checks more readable in Variable::Pri [...]
No new revisions were added by this update.
Summary of changes: clang-tools-extra/docs/clang-tidy/checks/list.rst | 780 ++++++++++----------- clang/lib/CodeGen/BackendUtil.cpp | 1 - clang/lib/CodeGen/CGOpenMPRuntime.cpp | 9 +- clang/lib/Parse/ParseStmt.cpp | 41 +- .../OpenMP/master_taskloop_reduction_codegen.cpp | 4 +- .../master_taskloop_simd_reduction_codegen.cpp | 4 +- .../parallel_master_taskloop_reduction_codegen.cpp | 4 +- ...llel_master_taskloop_simd_reduction_codegen.cpp | 4 +- clang/test/OpenMP/taskloop_reduction_codegen.cpp | 23 +- .../OpenMP/taskloop_simd_reduction_codegen.cpp | 4 +- clang/test/Parser/warn-misleading-indentation.cpp | 83 +-- lld/ELF/Arch/RISCV.cpp | 31 +- lld/test/ELF/riscv-undefined-weak.s | 79 +++ lldb/source/Symbol/Variable.cpp | 6 +- llvm/include/llvm/MC/MCTargetOptions.h | 1 - .../llvm/MC/MCTargetOptionsCommandFlags.inc | 3 - llvm/include/llvm/Transforms/IPO/Attributor.h | 161 +++++ llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 10 + .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 5 + llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 5 - llvm/lib/MC/MCTargetOptions.cpp | 4 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 4 - llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 2 +- llvm/lib/Target/TargetMachine.cpp | 15 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 73 ++ llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 33 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 96 ++- llvm/lib/Target/X86/X86ISelLowering.h | 2 +- llvm/lib/Target/X86/X86InstrAVX512.td | 6 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 6 + llvm/lib/Target/X86/X86InstrInfo.cpp | 2 +- llvm/lib/Target/X86/X86InstrSSE.td | 28 +- llvm/lib/Transforms/IPO/Attributor.cpp | 506 ++++++++++++- .../Transforms/InstCombine/InstCombineCalls.cpp | 58 ++ llvm/test/CodeGen/AArch64/arm64-fp.ll | 5 +- .../fneg-fold-legalize-dag-increase-insts.ll | 24 + llvm/test/CodeGen/AMDGPU/waitcnt-vscnt.mir | 17 + .../LowOverheadLoops/dont-remove-loop-update.mir | 2 +- .../LowOverheadLoops/dont-remove-loop-update2.mir | 2 +- .../LowOverheadLoops/dont-remove-loop-update3.mir | 2 +- llvm/test/CodeGen/X86/fp-strict-scalar-round.ll | 474 +++++++++++++ .../CodeGen/X86/global-access-pie-copyrelocs.ll | 151 ---- llvm/test/CodeGen/X86/masked_store.ll | 12 - llvm/test/CodeGen/X86/pr44396.ll | 47 ++ llvm/test/CodeGen/X86/pr44412.ll | 10 +- llvm/test/CodeGen/X86/vec-strict-256.ll | 117 ++++ llvm/test/CodeGen/X86/vec-strict-512.ll | 105 +++ llvm/test/CodeGen/X86/vec-strict-round-128.ll | 174 +++++ .../Attributor/IPConstantProp/return-constant.ll | 6 +- ...lve-after-each-resolving-undefs-for-function.ll | 7 +- .../Transforms/Attributor/dereferenceable-1.ll | 105 ++- .../Attributor/lvi-after-jumpthreading.ll | 181 +++++ llvm/test/Transforms/Attributor/lvi-for-ashr.ll | 46 ++ llvm/test/Transforms/Attributor/range.ll | 446 ++++++++++++ llvm/test/Transforms/Attributor/value-simplify.ll | 37 +- .../test/Transforms/InstCombine/X86/x86-bmi-tbm.ll | 132 ++++ mlir/docs/Tutorials/Toy/Ch-5.md | 2 +- 57 files changed, 3349 insertions(+), 848 deletions(-) create mode 100644 lld/test/ELF/riscv-undefined-weak.s create mode 100644 llvm/test/CodeGen/AMDGPU/fneg-fold-legalize-dag-increase-insts.ll create mode 100644 llvm/test/CodeGen/AMDGPU/waitcnt-vscnt.mir create mode 100644 llvm/test/CodeGen/X86/fp-strict-scalar-round.ll delete mode 100644 llvm/test/CodeGen/X86/global-access-pie-copyrelocs.ll create mode 100644 llvm/test/CodeGen/X86/pr44396.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-round-128.ll create mode 100644 llvm/test/Transforms/Attributor/lvi-after-jumpthreading.ll create mode 100644 llvm/test/Transforms/Attributor/lvi-for-ashr.ll create mode 100644 llvm/test/Transforms/Attributor/range.ll