This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 8798425ff95 MAINTAINERS: Add myself as an aarch64 port reviewer new 0601f461649 RISC-V: Combine vec_duplicate + vsadd.vv to vsadd.vx on GR2VR cost new ea86a5a111f RISC-V: Add test for vec_duplicate + vsadd.vv combine case [...] new 2f19d940847 RISC-V: Add test for vec_duplicate + vsadd.vv combine case [...] new 35d6f55f7d6 c++: -Wtemplate-body and tentative parsing [PR120575]
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/riscv-v.cc | 2 + gcc/config/riscv/riscv.cc | 1 + gcc/config/riscv/vector-iterators.md | 4 +- gcc/cp/parser.cc | 2 +- gcc/testsuite/g++.dg/template/permissive-error3.C | 12 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i32.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i64.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i8.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i32.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i64.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i8.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i32.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i64.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i8.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-i16.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-i32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-i64.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-i8.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-i16.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-i32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-i64.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-i8.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-i16.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-i32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-i64.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-i8.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx_binary.h | 49 ++++-- .../riscv/rvv/autovec/vx_vf/vx_binary_data.h | 196 +++++++++++++++++++++ .../{vx_vmin-run-2-i16.c => vx_vsadd-run-1-i16.c} | 4 +- .../{vx_vmin-run-2-i32.c => vx_vsadd-run-1-i32.c} | 4 +- .../{vx_vmin-run-1-i64.c => vx_vsadd-run-1-i64.c} | 4 +- .../{vx_vsadd-run-1-u8.c => vx_vsadd-run-1-i8.c} | 4 +- 35 files changed, 293 insertions(+), 25 deletions(-) create mode 100644 gcc/testsuite/g++.dg/template/permissive-error3.C copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmin-run-2-i16.c => vx_v [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmin-run-2-i32.c => vx_v [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmin-run-1-i64.c => vx_v [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vsadd-run-1-u8.c => vx_v [...]