This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-aarch64-check_bootstrap_lto in repository toolchain/ci/gcc.
from 77718f38f89 d: Match function declarations of gcc built-ins from any module. adds b3dd7d8b482 i386: Return true for (SUBREG (MEM....)) in register_no_eli [...] adds 30cc1b65e4e libstdc++: Use type_identity_t for non-deducible std::atomi [...] adds 254e88b3d7e libstdc++: Rename __null_terminated to avoid collision with [...] adds 751f3066885 x86: Require AVX for F16C and VAES adds 72b185189f9 RISC-V: Reset the length to the default of 4 for FP comparisons adds 2c11662391b ubsan: -Wreturn-type and ubsan trap-on-error adds 4f19e078ccb libphobos: Check in missing core.sync package module adds c3642271e88 Daily bump. adds 1c68ec1f8ab xtensa: Improve shift operations more adds e1b193c1cce xtensa: Simplify conditional branch/move insn patterns adds 70ce04ca353 xtensa: Make use of BALL/BNALL instructions adds 077438933cf xtensa: Optimize bitwise AND operation with some specific f [...] adds f907cf4c07c vect: Move suggested_unroll_factor applying [PR105940] adds be6676286a0 Restore bootstrap on ARM adds 90467f0ad64 middle-end/105965 - add missing v_c_e <{ el }> simplification adds e07a876c076 tree-optimization/105946 - avoid accessing excess args from [...] adds 4bf0dcb0492 RISC-V: add consecutive_bits_operand predicate adds 0247ad3e0f4 RISC-V: Split slli+sh[123]add.uw opportunities to avoid zext.w adds 8f6c317b3a1 Fix ipa-cp wrt volatile loads
No new revisions were added by this update.
Summary of changes: gcc/ChangeLog | 98 ++++ gcc/DATESTAMP | 2 +- gcc/c-family/ChangeLog | 4 + gcc/c-family/c-ubsan.cc | 4 +- gcc/common/config/i386/cpuinfo.h | 8 +- gcc/config/i386/predicates.md | 7 + gcc/config/riscv/bitmanip.md | 44 ++ gcc/config/riscv/predicates.md | 11 + gcc/config/riscv/riscv.md | 2 - gcc/config/xtensa/predicates.md | 16 + gcc/config/xtensa/xtensa-protos.h | 4 +- gcc/config/xtensa/xtensa.cc | 125 +++--- gcc/config/xtensa/xtensa.md | 498 ++++++++++++++++----- gcc/cp/ChangeLog | 10 + gcc/d/ChangeLog | 31 ++ gcc/ipa-prop.cc | 4 + gcc/match.pd | 17 +- gcc/testsuite/ChangeLog | 37 ++ gcc/testsuite/g++.dg/ubsan/return-8.C | 9 + gcc/testsuite/g++.dg/warn/Wuse-after-free5.C | 15 + gcc/testsuite/gcc.dg/ipa/pr105739.c | 30 ++ gcc/testsuite/gcc.target/i386/pr105927.c | 18 + gcc/testsuite/gcc.target/i386/pr105965.c | 12 + gcc/testsuite/gcc.target/riscv/zba-shadd.c | 13 + gcc/testsuite/gcc.target/xtensa/BALL-BNALL.c | 33 ++ gcc/testsuite/gcc.target/xtensa/funnel_shifter.c | 17 + gcc/tree-cfg.cc | 5 +- gcc/tree-ssa-uninit.cc | 3 + gcc/tree-vect-loop.cc | 6 +- gcc/warning-control.cc | 8 +- include/ChangeLog | 4 + libgomp/ChangeLog | 40 ++ libphobos/ChangeLog | 8 + libphobos/libdruntime/core/sync/package.d | 20 + libstdc++-v3/ChangeLog | 12 + libstdc++-v3/include/experimental/bits/fs_path.h | 12 +- libstdc++-v3/include/std/atomic | 4 +- .../testsuite/29_atomics/atomic/lwg3220.cc | 13 + 38 files changed, 995 insertions(+), 209 deletions(-) create mode 100644 gcc/testsuite/g++.dg/ubsan/return-8.C create mode 100644 gcc/testsuite/g++.dg/warn/Wuse-after-free5.C create mode 100644 gcc/testsuite/gcc.dg/ipa/pr105739.c create mode 100644 gcc/testsuite/gcc.target/i386/pr105927.c create mode 100644 gcc/testsuite/gcc.target/i386/pr105965.c create mode 100644 gcc/testsuite/gcc.target/riscv/zba-shadd.c create mode 100644 gcc/testsuite/gcc.target/xtensa/BALL-BNALL.c create mode 100644 gcc/testsuite/gcc.target/xtensa/funnel_shifter.c create mode 100644 libphobos/libdruntime/core/sync/package.d create mode 100644 libstdc++-v3/testsuite/29_atomics/atomic/lwg3220.cc