[Tcwg-commits] [gcc] branch master updated (74595dd5181 -> 316c83b158d)

This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 74595dd5181 RISC-V: Add vsext C++ API tests new 8340bbad6a1 RISC-V: Add vmulh C/C++ support new 87c557e2696 RISC-V: Add vmulhu.vx C API tests new ce756a1392b RISC-V: Add vmulhu.vv C API tests new f95ada62f3f RISC-V: Add vmulhsu.vx C API tests new 956c0c8c7dc RISC-V: Add vmulhsu.vv C API tests new fa07f9da8b7 RISC-V: Add vmulh.vx C API tests new 9ecdd261f72 RISC-V: Add vmulh.vv C API tests new b9eabfee849 RISC-V: Add vmulhu.vx C++ tests new 5a792199d80 RISC-V: Add vmulhsu.vx C++ API tests new b81d711d189 RISC-V: Add vmulhsu.vv C++ API tests new f18e96e6188 RISC-V: Add vmulh.vx C++ API tests new d88110b07e7 RISC-V: Add vmulh.vv C++ API tests new a1e42094e7a RISC-V: Add integer widening instructions new 9aa6c67dea4 RISC-V: Add vwsubu.wx C API tests new f98b4bc59b8 RISC-V: Add vwsubu.wx C API tests new 9b180754891 RISC-V: Add vwsubu.vx C API tests new 8aa1e133b12 RISC-V: Add vwsubu.vv C API tests new 931b3d88313 RISC-V: Add vwsub.wx C API tests new 14ac33c8e03 RISC-V: Add vwsub.wv C API tests new 524e491ab53 RISC-V: Add vwsub.vx C API tests new 2a2ab19d559 RISC-V: Add vwsub.vv C API tests new fcbe69a096a RISC-V: Add vwmulu C API tests new 697a877279b RISC-V: Add vwmulsu C API tests new ee4f91db8ee RISC-V: Add vwmul C api tests new 011ec88dd2b RISC-V: Add vwcvt C API test new f14f44d92f6 RISC-V: Add vwaddu.w C API tests new 2daeb10c609 RISC-V: Add vwaddu.v C API tests new 7df7cbaaf5e RISC-V: Add vwadd.w C API tests new c12ea7136ad RISC-V: Add vwadd.v C API tests new 345b2aa4eb3 RISC-V: Add constraint tests new 8532ae57f30 RISC-V: Add vwsubu.w C++ api TETS new 0fca6d1ac50 RISC-V: Add vwsubu.v C++ API test new b406b86cad2 RISC-V: Add vwsub.w C++ api TESTS new c95bc128c05 RISC-V: Add vwsub.v C++ API tests new ba839fb84bc RISC-V: Add vwmulu C++ API tests new 307241cbaa9 RISC-V: Add vwmulsu.v C++ API tests new 7d010731e8b RISC-V: Add vwmul.v C++ api TETS new 98767d253c1 RISC-V: Add vwcvt C++ api test new b840dad84da RISC-V: Add vwaddu.w c++ API TESTS new 0006e578d0a RISC-V: Add vwaddu.v C++ API tests new ccfaa507361 RISC-V: Add vwadd.w C++ API tests new 316c83b158d RISC-V: Add vwadd v C++ api test

The 42 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/common/config/riscv/riscv-common.cc | 1 + gcc/config/riscv/riscv-vector-builtins-bases.cc | 102 +++++++ gcc/config/riscv/riscv-vector-builtins-bases.h | 13 + .../riscv/riscv-vector-builtins-functions.def | 30 ++ gcc/config/riscv/riscv-vector-builtins-shapes.cc | 30 +- gcc/config/riscv/riscv-vector-builtins-shapes.h | 1 + gcc/config/riscv/riscv-vector-builtins-types.def | 62 ++++ gcc/config/riscv/riscv-vector-builtins.cc | 244 +++++++++++++++ gcc/config/riscv/riscv-vector-builtins.def | 2 +- gcc/config/riscv/riscv-vector-builtins.h | 6 + gcc/config/riscv/riscv-vsetvl.cc | 40 +++ gcc/config/riscv/riscv.h | 3 - gcc/config/riscv/riscv.opt | 2 + gcc/config/riscv/vector-iterators.md | 30 ++ gcc/config/riscv/vector.md | 333 ++++++++++++++++++++- .../g++.target/riscv/rvv/base/vmulh_vv-1.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv-2.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv-3.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_mu-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_mu-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_mu-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tu-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tu-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tu-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tum-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tum-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tum-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tumu-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tumu-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vv_tumu-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-1.C | 157 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-2.C | 157 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-3.C | 157 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_rv32-1.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_rv32-2.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_rv32-3.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_rv64-1.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_rv64-2.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_rv64-3.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-1.C | 157 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-2.C | 157 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-3.C | 157 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv64-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv64-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv-1.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv-2.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv-3.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv64-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vx_rv32-1.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vx_rv32-2.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vx_rv32-3.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vx_rv64-1.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vx_rv64-2.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vx_rv64-3.C | 314 +++++++++++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv64-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv64-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv64-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vmulhu_vx_rv32-1.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhu_vx_rv32-2.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhu_vx_rv32-3.C | 308 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhu_vx_rv64-1.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhu_vx_rv64-2.C | 314 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhu_vx_rv64-3.C | 314 +++++++++++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv64-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv64-3.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv32-1.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv32-2.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv32-3.C | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv64-1.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv64-2.C | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv64-3.C | 160 ++++++++++ .../g++.target/riscv/rvv/base/vwadd_vv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_vv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_vv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_vv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_vx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_vx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_vx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_vx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_wv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_wv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_wv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_wx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_wx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwadd_wx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwadd_wx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_vv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_vv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_vx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_vx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_vx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_wv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_wv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_wx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_wx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwaddu_wx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwcvt_x-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwcvt_x-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwcvt_x_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvt_x_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwcvtu_x-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwcvtu_x-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwcvtu_x_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmul_vv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmul_vv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmul_vv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmul_vx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmul_vx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmul_vx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmul_vx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulsu_vx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulu_vv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulu_vv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulu_vx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulu_vx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwmulu_vx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_vv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_vv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_vv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_vx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_vx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_vx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_vx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_wv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_wv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_wv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_wx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_wx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsub_wx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsub_wx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_vv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_vv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_vx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_vx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_vx_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_wv-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_wv-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wv_tumu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx-1.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_wx-2.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_wx-3.C | 216 +++++++++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_mu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_mu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_mu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tu-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tum-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tum-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tum-3.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tumu-1.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tumu-2.C | 111 +++++++ .../g++.target/riscv/rvv/base/vwsubu_wx_tumu-3.C | 111 +++++++ .../riscv/rvv/base/binop_vx_constraint-120.c | 16 + .../gcc.target/riscv/rvv/base/vmulh_vv-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_m-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_m-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_m-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_mu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_mu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_mu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tum-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tum-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tum-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tumu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tumu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vv_tumu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-1.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-2.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-3.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-1.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-2.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-3.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_rv32-1.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_rv32-2.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_rv32-3.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_rv64-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_rv64-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-1.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-2.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-3.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tum_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulh_vx_tumu_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_m-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_m-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_m-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_mu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_mu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_mu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tum-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tum-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tum-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_m_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_m_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_m_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_m_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_m_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_m_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_mu_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-1.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-2.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-3.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tu_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tum_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_m-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_m-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_m-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_mu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_mu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_mu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tum-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tum-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tum-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tumu-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tumu-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vv_tumu-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-1.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-2.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-3.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_mu_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_rv32-1.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_rv32-2.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_rv32-3.c | 157 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_rv64-1.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_rv64-2.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vmulhu_vx_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tu_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tum_rv64-3.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv32-1.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv32-2.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv32-3.c | 157 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv64-1.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv64-2.c | 160 ++++++++++ .../riscv/rvv/base/vmulhu_vx_tumu_rv64-3.c | 160 ++++++++++ .../gcc.target/riscv/rvv/base/vwadd_vv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_vx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwadd_wx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_vx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwaddu_wx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvt_x_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwcvtu_x_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmul_vx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwmulu_vx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_vx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_vx_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wv_tumu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_m-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_m-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_m-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_mu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_mu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_mu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tu-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tum-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tum-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tum-3.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tumu-1.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tumu-2.c | 111 +++++++ .../gcc.target/riscv/rvv/base/vwsubu_wx_tumu-3.c | 111 +++++++ 1090 files changed, 144866 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tum_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tum_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tum_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tum_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tum_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tum_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tumu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tumu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tumu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tumu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tumu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulh_vx_tumu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_mu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_mu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_mu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_mu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_mu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_mu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tum_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tum_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tum_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tum_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tum_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tum_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tumu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tumu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tumu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tumu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tumu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vx_tumu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_mu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_mu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_mu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_mu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_mu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_mu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tum_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tum_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tum_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tum_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tum_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tum_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tumu_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tumu_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tumu_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tumu_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tumu_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhu_vx_tumu_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_vx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwadd_wx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_vx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwaddu_wx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvt_x_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwcvtu_x_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmul_vx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulsu_vx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwmulu_vx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_vx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsub_wx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_vx_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vwsubu_wx_tumu-3.C create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/binop_vx_constraint-120.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tum_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tum_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tum_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tum_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tum_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tum_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tumu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tumu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tumu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tumu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tumu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulh_vx_tumu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_m_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_m_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_m_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_m_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_m_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_m_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_mu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_mu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_mu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_mu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_mu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_mu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tum_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tum_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tum_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tum_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tum_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tum_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tumu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tumu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tumu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tumu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tumu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhsu_vx_tumu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_mu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_mu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_mu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_mu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_mu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_mu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tum_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tum_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tum_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tum_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tum_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tum_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tumu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tumu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tumu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tumu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tumu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmulhu_vx_tumu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_vx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwadd_wx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_vx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwaddu_wx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvt_x_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwcvtu_x_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmul_vx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwmulu_vx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_vx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_vx_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsubu_wx_tumu-3.c