This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_lto in repository toolchain/ci/gcc.
from cd67d138ec6 libstdc++: Make Networking TS headers more portable [PR100285] adds f075b8c5adc Fix off-by-one error in try_merge_with adds c80d7230fba Add full stop to params.opt. adds e28ac73af20 Improve handling of modref params. adds 226eb7ff5d7 [i386] Set all_regs to true in the call to replace_rtx [PR102057] adds a2d9b558299 [Committed] Tidy up !POINTER_TYPE_P test in match.pd LSHIFT [...] adds b2ef23239f2 Improved handling of shifts/rotates in bit CCP. adds 4e84e381f27 Refactor warn_uninit() code. adds 344951b639a rs6000: Add MMA builtins adds 2f9489a1009 rs6000: Add miscellaneous builtins adds a7f13a51990 rs6000: Add Cell builtins adds e2693a72701 rs6000: Add remaining overloads adds 352d5e85a70 Fix ipa-modref verification ices adds 5a6c626710a [i386] Call force_reg unconditionally. adds 5889e842ae4 rs6000: inline ldouble __gcc_qsub adds 8cf428bfd3c libstdc++: Add static assertions for std::function requirements adds d38d26be33a libstdc++: Avoid a move in std::function construction (LWG 2447) adds 3a32a8ad7c7 libstdc:: Use markdown for Doxygen comments in std::function adds ccc19145430 Daily bump. adds 0fa4787bf34 Fold more shuffle builtins to VEC_PERM_EXPR. adds 5faf7120398 aix: packed struct alignment [PR102068] adds 2e64eec6719 rs6000: Add missing unsigned info for some P10 bifs adds 26f5ea5e141 rs6000: Make some BIFs vectorized on P10 adds 44a545a6abd i386: Fix wrong optimization for consecutive masked scatter [...] adds 41439e1f6d2 tree-optimization/45178 - DCE of dead control flow in infin [...]
No new revisions were added by this update.
Summary of changes: contrib/ChangeLog | 5 + gcc/ChangeLog | 96 + gcc/DATESTAMP | 2 +- gcc/config/i386/i386.c | 91 +- gcc/config/i386/i386.md | 23 +- gcc/config/i386/sse.md | 26 +- gcc/config/rs6000/rs6000-builtin-new.def | 658 +++ gcc/config/rs6000/rs6000-call.c | 5 + gcc/config/rs6000/rs6000-overload.def | 6083 ++++++++++++++++++++ gcc/config/rs6000/rs6000.c | 55 +- gcc/ipa-modref-tree.c | 2 +- gcc/ipa-modref-tree.h | 156 +- gcc/ipa-modref.c | 4 +- gcc/match.pd | 1 - gcc/params.opt | 2 +- gcc/testsuite/ChangeLog | 12 + gcc/testsuite/gcc.dg/tree-ssa/ssa-ccp-41.c | 11 + gcc/testsuite/gcc.dg/tree-ssa/ssa-dce-3.c | 9 +- gcc/testsuite/gcc.target/i386/avx512f-pr101472.c | 49 + gcc/testsuite/gcc.target/i386/avx512f-vshufpd-1.c | 3 +- gcc/testsuite/gcc.target/i386/avx512f-vshufps-1.c | 3 +- gcc/testsuite/gcc.target/i386/avx512vl-pr101472.c | 79 + gcc/testsuite/gcc.target/i386/pr43147.c | 15 + .../gcc.target/powerpc/dive-vectorize-1.c | 11 + .../gcc.target/powerpc/dive-vectorize-1.h | 22 + .../gcc.target/powerpc/dive-vectorize-2.c | 13 + .../gcc.target/powerpc/dive-vectorize-2.h | 22 + .../gcc.target/powerpc/dive-vectorize-run-1.c | 54 + .../gcc.target/powerpc/dive-vectorize-run-2.c | 56 + .../gcc.target/powerpc/p10-bifs-vectorize-1.c | 16 + .../gcc.target/powerpc/p10-bifs-vectorize-1.h | 40 + .../gcc.target/powerpc/p10-bifs-vectorize-run-1.c | 48 + gcc/tree-ssa-ccp.c | 160 + gcc/tree-ssa-dce.c | 14 +- gcc/tree-ssa-uninit.c | 186 +- libgcc/ChangeLog | 13 + libgcc/config/rs6000/ibm-ldouble.c | 14 +- libstdc++-v3/ChangeLog | 42 + libstdc++-v3/include/bits/std_function.h | 209 +- libstdc++-v3/include/bits/unique_ptr.h | 4 +- .../testsuite/20_util/function/cons/lwg2774.cc | 31 + .../testsuite/20_util/function/cons/noexcept.cc | 37 + 42 files changed, 8060 insertions(+), 322 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-ccp-41.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr101472.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr101472.c create mode 100644 gcc/testsuite/gcc.target/i386/pr43147.c create mode 100644 gcc/testsuite/gcc.target/powerpc/dive-vectorize-1.c create mode 100644 gcc/testsuite/gcc.target/powerpc/dive-vectorize-1.h create mode 100644 gcc/testsuite/gcc.target/powerpc/dive-vectorize-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/dive-vectorize-2.h create mode 100644 gcc/testsuite/gcc.target/powerpc/dive-vectorize-run-1.c create mode 100644 gcc/testsuite/gcc.target/powerpc/dive-vectorize-run-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/p10-bifs-vectorize-1.c create mode 100644 gcc/testsuite/gcc.target/powerpc/p10-bifs-vectorize-1.h create mode 100644 gcc/testsuite/gcc.target/powerpc/p10-bifs-vectorize-run-1.c create mode 100644 libstdc++-v3/testsuite/20_util/function/cons/lwg2774.cc create mode 100644 libstdc++-v3/testsuite/20_util/function/cons/noexcept.cc