This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from add93190d3a Ada: Reapply tweaks to delay statements in ACATS 3&4 testsuites new 35f5a188721 Internal-fn: Introduce new IFN_SAT_MUL for unsigned int new dc30f404170 Widening-Mul: Support unsigned scalar SAT_MUL form 1 new 62b99e84b88 RISC-V: Implement unsigned scalar SAT_MUL from uint128_t new 65c40c0211f RISC-V: Add test cases for unsigned scalar SAT_MUL from uint128_t
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/riscv-protos.h | 1 + gcc/config/riscv/riscv.cc | 82 ++++++++++++++++++++++ gcc/config/riscv/riscv.md | 11 +++ gcc/internal-fn.cc | 1 + gcc/internal-fn.def | 1 + gcc/match.pd | 31 ++++++++ gcc/optabs.def | 4 +- gcc/testsuite/gcc.target/riscv/sat/sat_arith.h | 23 ++++++ .../gcc.target/riscv/sat/sat_arith_data.h | 62 ++++++++++++++++ .../riscv/sat/sat_u_mul-1-u16-from-u128.c | 11 +++ .../riscv/sat/sat_u_mul-1-u32-from-u128.c | 11 +++ .../riscv/sat/sat_u_mul-1-u64-from-u128.c | 11 +++ .../riscv/sat/sat_u_mul-1-u8-from-u128.c | 11 +++ .../riscv/sat/sat_u_mul-run-1-u16-from-u128.c | 16 +++++ .../riscv/sat/sat_u_mul-run-1-u32-from-u128.c | 16 +++++ .../riscv/sat/sat_u_mul-run-1-u64-from-u128.c | 16 +++++ .../riscv/sat/sat_u_mul-run-1-u8-from-u128.c | 16 +++++ gcc/tree-ssa-math-opts.cc | 26 +++++++ 18 files changed, 348 insertions(+), 2 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-1-u16-from-u128.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-1-u32-from-u128.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-1-u64-from-u128.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-1-u8-from-u128.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-run-1-u16-from-u128.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-run-1-u32-from-u128.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-run-1-u64-from-u128.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat/sat_u_mul-run-1-u8-from-u128.c