This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from c15fed2530b [InstCombine] add tests for shuffle+binop transform; NFC new ee9a2bdfd53 [AMDGPU] Add support for multi-dword s.buffer.load intrinsic new 7b5db9830a2 [x86] try harder to use broadcast to load a scalar into vector reg
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/IR/IntrinsicsAMDGPU.td | 8 ++ lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 1 + lib/Target/AMDGPU/AMDGPUISelLowering.h | 1 + lib/Target/AMDGPU/SIISelLowering.cpp | 26 +++- lib/Target/AMDGPU/SIInstrInfo.cpp | 99 ++++++++++++++- lib/Target/AMDGPU/SIInstrInfo.h | 2 + lib/Target/AMDGPU/SIInstrInfo.td | 6 +- lib/Target/AMDGPU/SMInstructions.td | 48 ++++--- lib/Target/X86/X86ISelLowering.cpp | 18 ++- test/CodeGen/AMDGPU/smrd.ll | 196 +++++++++++++++++++++++++++-- test/CodeGen/X86/avx-basic.ll | 3 +- test/CodeGen/X86/insert-loaded-scalar.ll | 163 +++++++++++------------- test/CodeGen/X86/sse3-avx-addsub-2.ll | 22 ++-- test/CodeGen/X86/sse41.ll | 10 +- test/CodeGen/X86/vector-shuffle-128-v8.ll | 5 +- test/CodeGen/X86/vector-shuffle-256-v16.ll | 5 +- test/Transforms/EarlyCSE/intrinsics.ll | 36 ++++++ 17 files changed, 504 insertions(+), 145 deletions(-) create mode 100644 test/Transforms/EarlyCSE/intrinsics.ll