[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (3fe1c88bb2b -> d052a578de5)

23 Oct 2019


      This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig
in repository toolchain/ci/llvm-project.
from  3fe1c88bb2b [CMake] [WinMsvc] Look for includes and libs in ${MSVC_BASE [...]
      adds  64226b2df66 [clang-fuzzer] Update proto fuzzer example for r375453.
      adds  3ca2b17f847 [FrontendTests] Don't actually run the full compiler, parsi [...]
      adds  2108a974f78 Revert "[FrontendTests] Don't actually run the full compile [...]
      adds  1876e6c83c7 [builtins][test] Avoid unportable mmap call in clear_cache_test.c
      adds  ecc999101aa [FrontendTests] Try again to make test not write an output file
      adds  78d632d1055 [LLVMDebugInfoPDB] - Use cantFail() instead of assert().
      adds  0f4186779e0 [ThinLTO] Don't internalize during promotion
      adds  17f5d2b1a5c [Alignment][NFC] Attributes use Align/MaybeAlign
      adds  8e050e41a4b [Alignment][NFC] Use MaybeAlign in AttrBuilder
      adds  f2c8f3b181e [PowerPC] Turn on CR-Logical reducer pass
      adds  734c74ba14b [Alignment][NFC] Convert LoadInst to MaybeAlign
      adds  5b99c189b3b [Alignment][NFC] Convert StoreInst to MaybeAlign
      adds  e5dd30f77e1 [ThinLTO] Add code comment. NFC
      adds  e4af9de36ca [MIPS GlobalISel] Select MSA vector generic and builtin add
      adds  95290827d7d [MIParser] Set RegClassOrRegBank during instruction parsing
      adds  3ef017d0669 [InstCombine] Signed saturation tests. NFC
      adds  40c47680eb2     [libcxx] Remove shared_ptr::make_shared
      adds  186155b89c2 [InstCombine] Signed saturation patterns
      adds  3bf7fddeb05 Update git-llvm script to push to GitHub
      adds  0bff9bd26e3 [lldb] Adjust for the new class_rw_t layout.
      adds  19ca80ef057 gn build: make sync build work with git revs now that svn is gone
      adds  48f57138be5 [AMDGPU] Allow tied operand subreg folding
      adds  8be5827f856 Test commit - add clarification to README regarding Darwin.
      adds  a7cebfe9c03 Relax assertions when there's really no entries. [NFC]
      adds  f9b1dc5553c [AMDGPU] Updated fold-vgpr-copy.mir test. NFC.
      adds  9b1419a9e50 [NFC][LVI][CVP] Tests where pre-specified `add` no-wrap fla [...]
      adds  4334892e7b0 [DAGCombine][ARM] x ==/!= c  ->  (x - c) ==/!= 0  iff '-c'  [...]
      adds  68f5ca4e19c [HIP] Add option -fgpu-allow-device-init
      adds  aed9d6d64a3 [RISCV] Add support for -ffixed-xX flags
      adds  e0e7d06df3e fix a few typos to test git committing
      adds  70316d3174d Revert "Fix lld detection in standalone compiler-rt."
      adds  1c98ff49a30 Fix name of warn_ignored_hip_only_option
      adds  4c539e8da1b Revert r374202"[ObjC generics] Fix not inheriting type boun [...]
      adds  f86dc64bad4 typo fix test commit
      adds  cf57be9d349 [PowerPC][NFC] Remove deprecated Function Attrs comments
      adds  efd7caaa4ec Fix broken sphinx link in CMake.rst.
      adds  31d3c1d8b70 [PowerPC][NFC] Remove deprecated Function Attrs comments #2
      adds  19e95ab4210 [NFC] Strip trailing whitespace in test to test Github committing
      adds  437e0e5191c [libcxx][test][NFC] Fix comment typos.
      adds  d052a578de5 [c++2a] Allow comparison functions to be explicitly defaulted.
No new revisions were added by this update.
Summary of changes:
 clang/include/clang/AST/Decl.h                     |   7 +
 clang/include/clang/AST/Type.h                     |   2 +-
 clang/include/clang/Basic/DiagnosticCommonKinds.td |   8 +-
 clang/include/clang/Basic/DiagnosticGroups.td      |   4 +
 clang/include/clang/Basic/DiagnosticSemaKinds.td   |  25 +
 clang/include/clang/Basic/LangOptions.def          |   1 +
 clang/include/clang/Driver/Options.td              |   9 +-
 clang/include/clang/Sema/Sema.h                    |  73 ++-
 clang/lib/AST/Decl.cpp                             |  23 +-
 clang/lib/AST/Type.cpp                             |   4 -
 clang/lib/CodeGen/CGDeclCXX.cpp                    |   7 +-
 clang/lib/Driver/ToolChains/Arch/RISCV.cpp         |  64 +++
 clang/lib/Driver/ToolChains/HIP.cpp                |   4 +
 clang/lib/Frontend/CompilerInvocation.cpp          |   7 +
 clang/lib/Parse/ParseDecl.cpp                      |   3 +-
 clang/lib/Parse/ParseDeclCXX.cpp                   |   3 +-
 clang/lib/Sema/SemaCUDA.cpp                        |   2 +
 clang/lib/Sema/SemaDecl.cpp                        |  22 -
 clang/lib/Sema/SemaDeclCXX.cpp                     | 285 ++++++++++--
 clang/lib/Sema/SemaTemplateInstantiateDecl.cpp     |   9 +-
 .../class.compare/class.compare.default/p1.cpp     |  46 ++
 clang/test/CXX/class/class.compare/class.eq/p1.cpp |  25 +
 .../test/CXX/class/class.compare/class.rel/p1.cpp  |  25 +
 .../dcl.fct.def/dcl.fct.def.default/p1.cpp         |  26 +-
 clang/test/CodeGenCUDA/device-init-fun.cu          |  19 +
 clang/test/Driver/riscv-fixed-x-register.c         | 341 ++++++++++++++
 clang/test/Frontend/warn-device-init-fun.cu        |   8 +
 clang/test/Parser/cxx0x-decl.cpp                   |   2 +-
 clang/test/SemaCXX/cxx0x-defaulted-functions.cpp   |   2 +-
 clang/test/SemaCXX/cxx17-compat.cpp                |  33 ++
 clang/test/SemaObjC/parameterized_classes_subst.m  |  14 -
 .../tools/clang-fuzzer/ExampleClangProtoFuzzer.cpp |   2 +-
 clang/unittests/Frontend/OutputStreamTest.cpp      |   2 +
 compiler-rt/CMakeLists.txt                         |   2 +-
 compiler-rt/cmake/config-ix.cmake                  |   1 -
 compiler-rt/test/builtins/Unit/clear_cache_test.c  |   2 +-
 libcxx/include/memory                              |  45 +-
 .../memory/aligned_allocation_macro.pass.cpp       |   2 +-
 .../array/array.cons/initializer_list.pass.cpp     |   2 +-
 .../lexically_relative_and_proximate.pass.cpp      |   2 +-
 .../fs.op.funcs/fs.op.relative/relative.pass.cpp   |   2 +-
 .../weakly_canonical.pass.cpp                      |   2 +-
 .../fpos/fpos.operations/difference.pass.cpp       |   2 +-
 .../fpos/fpos.operations/subtraction.pass.cpp      |   2 +-
 libcxx/test/std/numerics/c.math/abs.pass.cpp       |   4 +-
 .../string_compare/size_size_string_view.pass.cpp  |   2 +-
 .../opge.string_view.pointer.pass.cpp              |   4 +-
 .../opgt.string_view.pointer.pass.cpp              |   4 +-
 .../ople.string_view.pointer.pass.cpp              |   4 +-
 .../oplt.string_view.pointer.pass.cpp              |   4 +-
 .../meta.const.eval/is_constant_evaluated.pass.cpp |   2 +-
 .../meta/meta.rel/is_convertible.pass.cpp          |   2 +-
 .../optional/optional.specalg/swap.pass.cpp        |   2 +-
 .../unique.ptr.asgn/move_convert.pass.cpp          |   2 +-
 .../unique.ptr.class/unique.ptr.ctor/move.pass.cpp |   4 +-
 .../unique.ptr.ctor/move_convert.pass.cpp          |   2 +-
 .../unique.ptr.ctor/nullptr.pass.cpp               |   2 +-
 .../unique.ptr.ctor/pointer.pass.cpp               |   2 +-
 .../time.cal.weekday.members/ok.pass.cpp           |   2 +-
 .../tuple.tuple/tuple.assign/convert_copy.pass.cpp |   2 +-
 .../tuple.tuple/tuple.assign/convert_move.pass.cpp |   2 +-
 lld/include/lld/Core/Error.h                       |   4 +-
 lld/include/lld/Core/UndefinedAtom.h               |   2 +-
 .../AppleObjCClassDescriptorV2.cpp                 |  12 +
 llvm/docs/CMake.rst                                |   2 +-
 llvm/include/llvm/CodeGen/TargetLowering.h         |   7 +
 llvm/include/llvm/IR/Attributes.h                  |  40 +-
 llvm/include/llvm/IR/Function.h                    |   9 +-
 llvm/include/llvm/IR/InstrTypes.h                  |  10 +-
 llvm/include/llvm/IR/Instructions.h                |  32 +-
 llvm/lib/AsmParser/LLParser.cpp                    |  43 +-
 llvm/lib/AsmParser/LLParser.h                      |   4 +-
 llvm/lib/Bitcode/Reader/BitcodeReader.cpp          |  12 +-
 llvm/lib/CodeGen/MIRParser/MIParser.cpp            |   2 +
 llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp   |  61 +++
 .../PDB/Native/NativeEnumInjectedSources.cpp       |  25 +-
 llvm/lib/IR/AttributeImpl.h                        |   4 +-
 llvm/lib/IR/Attributes.cpp                         |  51 +--
 llvm/lib/IR/Instructions.cpp                       |  59 ++-
 llvm/lib/Target/AMDGPU/SIFoldOperands.cpp          |  12 -
 llvm/lib/Target/Mips/MipsLegalizerInfo.cpp         |  60 ++-
 llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp      |   6 +-
 llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp          |  18 +-
 llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp    |   9 +-
 llvm/lib/Target/PowerPC/PPCTargetMachine.cpp       |   2 +-
 llvm/lib/Target/PowerPC/README.txt                 |   3 +
 llvm/lib/Target/RISCV/RISCV.td                     |   5 +
 llvm/lib/Target/RISCV/RISCVFrameLowering.cpp       |  11 +
 llvm/lib/Target/RISCV/RISCVISelLowering.cpp        |  38 ++
 llvm/lib/Target/RISCV/RISCVISelLowering.h          |   6 +
 llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp        |  11 +
 llvm/lib/Target/RISCV/RISCVRegisterInfo.h          |   2 +
 llvm/lib/Target/RISCV/RISCVSubtarget.cpp           |   1 +
 llvm/lib/Target/RISCV/RISCVSubtarget.h             |   5 +
 llvm/lib/Transforms/IPO/FunctionImport.cpp         |   4 +
 llvm/lib/Transforms/IPO/GlobalOpt.cpp              |  16 +-
 .../Transforms/InstCombine/InstCombineCalls.cpp    |   7 +-
 .../Transforms/InstCombine/InstCombineInternal.h   |   1 +
 .../InstCombine/InstCombineLoadStoreAlloca.cpp     |   4 +-
 llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp |   6 +-
 .../Transforms/InstCombine/InstCombineSelect.cpp   |  67 +++
 .../lib/Transforms/Scalar/DeadStoreElimination.cpp |   5 +-
 llvm/lib/Transforms/Scalar/GVN.cpp                 |   8 +-
 llvm/lib/Transforms/Scalar/JumpThreading.cpp       |   2 +-
 llvm/lib/Transforms/Scalar/LoopLoadElimination.cpp |   3 +-
 llvm/test/CodeGen/AMDGPU/fold-vgpr-copy.mir        |  35 +-
 llvm/test/CodeGen/ARM/addsubcarry-promotion.ll     |  62 +--
 llvm/test/CodeGen/MIR/Mips/setRegClassOrRegBank.ll |  27 ++
 .../test/CodeGen/MIR/Mips/setRegClassOrRegBank.mir |  39 ++
 .../Mips/GlobalISel/instruction-select/add_vec.mir | 130 ++++++
 .../CodeGen/Mips/GlobalISel/legalizer/add_vec.mir  | 122 +++++
 .../Mips/GlobalISel/legalizer/add_vec_builtin.mir  | 237 ++++++++++
 .../GlobalISel/legalizer/sitofp_and_uitofp.mir     |  20 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/add_vec.ll     |  70 +++
 .../Mips/GlobalISel/llvm-ir/add_vec_builtin.ll     | 138 ++++++
 .../Mips/GlobalISel/regbankselect/add_vec.mir      | 126 +++++
 llvm/test/CodeGen/PowerPC/2008-10-28-f128-i32.ll   |  39 +-
 llvm/test/CodeGen/PowerPC/brcond.ll                |   6 +-
 llvm/test/CodeGen/PowerPC/build-vector-tests.ll    | 131 +-----
 llvm/test/CodeGen/PowerPC/pr42492.ll               |  14 +-
 llvm/test/CodeGen/PowerPC/sms-simple.ll            |   6 +-
 llvm/test/CodeGen/PowerPC/tocSaveInPrologue.ll     |  15 +-
 llvm/test/CodeGen/PowerPC/vec-min-max.ll           |  23 +-
 llvm/test/CodeGen/RISCV/reserved-reg-errors.ll     |  36 ++
 llvm/test/CodeGen/RISCV/reserved-regs.ll           | 130 ++++++
 llvm/test/ThinLTO/X86/not-internalized.ll          |  34 ++
 llvm/test/ThinLTO/X86/weak_externals.ll            |   4 +-
 .../Transforms/CorrelatedValuePropagation/icmp.ll  | 136 ++++++
 llvm/test/Transforms/InstCombine/sadd_sat.ll       | 503 ++++++++++++++++++++
 llvm/unittests/IR/AttributesTest.cpp               |   8 +-
 llvm/utils/TableGen/SequenceToOffsetTable.h        |   4 +-
 llvm/utils/git-svn/git-llvm                        | 510 ++++-----------------
 .../utils/gn/build/sync_source_lists_from_cmake.py |  24 +-
 133 files changed, 3470 insertions(+), 1067 deletions(-)
 create mode 100644 clang/test/CXX/class/class.compare/class.compare.default/p1.cpp
 create mode 100644 clang/test/CXX/class/class.compare/class.eq/p1.cpp
 create mode 100644 clang/test/CXX/class/class.compare/class.rel/p1.cpp
 create mode 100644 clang/test/CodeGenCUDA/device-init-fun.cu
 create mode 100644 clang/test/Driver/riscv-fixed-x-register.c
 create mode 100644 clang/test/Frontend/warn-device-init-fun.cu
 create mode 100644 llvm/test/CodeGen/MIR/Mips/setRegClassOrRegBank.ll
 create mode 100644 llvm/test/CodeGen/MIR/Mips/setRegClassOrRegBank.mir
 create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/add_vec.mir
 create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/add_vec.mir
 create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/add_vec_builtin.mir
 create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/add_vec.ll
 create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/add_vec_builtin.ll
 create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/add_vec.mir
 create mode 100644 llvm/test/CodeGen/RISCV/reserved-reg-errors.ll
 create mode 100644 llvm/test/CodeGen/RISCV/reserved-regs.ll
 create mode 100644 llvm/test/ThinLTO/X86/not-internalized.ll
 create mode 100644 llvm/test/Transforms/InstCombine/sadd_sat.ll
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (3fe1c88bb2b -> d052a578de5)