This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from c4dc3aaa99d Add an include of Module since we actually access it now an [...] new 664a9b18283 [llvm-profdata] Fix indentation error. NFC new 0b378026ac0 [AMDGPU] gfx1010 VMEM and SMEM implementation
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: docs/CommandGuide/llvm-profdata.rst | 2 +- include/llvm/IR/IntrinsicsAMDGPU.td | 8 + lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 71 +-- lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 55 ++ lib/Target/AMDGPU/AMDGPUISelLowering.h | 4 + lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp | 6 +- lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 48 +- lib/Target/AMDGPU/BUFInstructions.td | 585 ++++++++++++++------- lib/Target/AMDGPU/FLATInstructions.td | 264 +++++++++- .../AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp | 16 +- lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.h | 5 +- lib/Target/AMDGPU/SIFixupVectorISel.cpp | 5 + lib/Target/AMDGPU/SIFrameLowering.cpp | 22 + lib/Target/AMDGPU/SIInstrInfo.cpp | 4 + lib/Target/AMDGPU/SIInstrInfo.td | 1 + lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 15 +- lib/Target/AMDGPU/SIRegisterInfo.cpp | 10 +- lib/Target/AMDGPU/SMInstructions.td | 277 +++++++++- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 10 +- test/CodeGen/AMDGPU/break-smem-soft-clauses.mir | 236 ++++----- test/CodeGen/AMDGPU/break-vmem-soft-clauses.mir | 316 +++++------ test/CodeGen/AMDGPU/clamp-omod-special-case.mir | 48 +- test/CodeGen/AMDGPU/cluster-flat-loads-postra.mir | 8 +- test/CodeGen/AMDGPU/cluster-flat-loads.mir | 4 +- .../AMDGPU/coalescer-extend-pruned-subrange.mir | 4 +- ...coalescer-subranges-another-copymi-not-live.mir | 2 +- .../coalescer-subranges-another-prune-error.mir | 2 +- test/CodeGen/AMDGPU/coalescer-subreg-join.mir | 8 +- .../AMDGPU/coalescer-subregjoin-fullcopy.mir | 6 +- .../coalescer-with-subregs-bad-identical.mir | 4 +- test/CodeGen/AMDGPU/collapse-endcf.mir | 96 ++-- test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 96 ++-- test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 2 +- test/CodeGen/AMDGPU/dce-disjoint-intervals.mir | 4 +- test/CodeGen/AMDGPU/dead-lane.mir | 2 +- test/CodeGen/AMDGPU/dead-mi-use-same-intr.mir | 2 +- test/CodeGen/AMDGPU/dead_copy.mir | 2 +- .../CodeGen/AMDGPU/debug-value-scheduler-crash.mir | 4 +- test/CodeGen/AMDGPU/endpgm-dce.mir | 18 +- test/CodeGen/AMDGPU/flat-load-clustering.mir | 12 +- test/CodeGen/AMDGPU/flat-offset-bug.ll | 85 +++ test/CodeGen/AMDGPU/fold-imm-copy.mir | 4 +- test/CodeGen/AMDGPU/fold-imm-f16-f32.mir | 78 +-- test/CodeGen/AMDGPU/fold-immediate-output-mods.mir | 48 +- test/CodeGen/AMDGPU/fold-multiple.mir | 2 +- test/CodeGen/AMDGPU/global-load-store-atomics.mir | 110 ++-- .../AMDGPU/hazard-buffer-store-v-interp.mir | 2 +- test/CodeGen/AMDGPU/hazard-inlineasm.mir | 2 +- test/CodeGen/AMDGPU/hazard-kill.mir | 2 +- test/CodeGen/AMDGPU/indirect-addressing-term.ll | 4 +- test/CodeGen/AMDGPU/insert-waitcnts-exp.mir | 8 +- test/CodeGen/AMDGPU/inserted-wait-states.mir | 24 +- test/CodeGen/AMDGPU/invert-br-undef-vcc.mir | 8 +- test/CodeGen/AMDGPU/limit-coalesce.mir | 6 +- .../llvm.amdgcn.s.get.waveid.in.workgroup.ll | 19 + .../AMDGPU/memory-legalizer-atomic-insert-end.mir | 6 +- .../AMDGPU/memory-legalizer-invalid-addrspace.mir | 6 +- test/CodeGen/AMDGPU/memory-legalizer-local.mir | 224 ++++---- ...ory-legalizer-multiple-mem-operands-atomics.mir | 16 +- ...galizer-multiple-mem-operands-nontemporal-1.mir | 18 +- ...galizer-multiple-mem-operands-nontemporal-2.mir | 18 +- test/CodeGen/AMDGPU/memory-legalizer-region.mir | 225 ++++---- test/CodeGen/AMDGPU/memory_clause.mir | 236 ++++----- test/CodeGen/AMDGPU/mubuf-legalize-operands.mir | 22 +- test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir | 20 +- test/CodeGen/AMDGPU/optimize-if-exec-masking.mir | 48 +- test/CodeGen/AMDGPU/pei-reg-scavenger-position.mir | 4 +- test/CodeGen/AMDGPU/promote-constOffset-to-imm.mir | 26 +- test/CodeGen/AMDGPU/readlane_exec0.mir | 2 +- test/CodeGen/AMDGPU/regcoal-subrange-join-seg.mir | 4 +- test/CodeGen/AMDGPU/regcoal-subrange-join.mir | 12 +- test/CodeGen/AMDGPU/regcoalesce-dbg.mir | 6 +- ...coalescing-remove-partial-redundancy-assert.mir | 6 +- .../rename-independent-subregs-mac-operands.mir | 12 +- test/CodeGen/AMDGPU/scalar-store-cache-flush.mir | 14 +- .../sched-assert-onlydbg-value-empty-region.mir | 40 +- test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 38 +- test/CodeGen/AMDGPU/schedule-regpressure.mir | 2 +- test/CodeGen/AMDGPU/sdwa-gfx9.mir | 8 +- test/CodeGen/AMDGPU/sdwa-ops.mir | 30 +- test/CodeGen/AMDGPU/sdwa-peephole-instr.mir | 12 +- test/CodeGen/AMDGPU/sdwa-preserve.mir | 18 +- test/CodeGen/AMDGPU/sdwa-scalar-ops.mir | 20 +- test/CodeGen/AMDGPU/sdwa-vop2-64bit.mir | 4 +- test/CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir | 2 +- test/CodeGen/AMDGPU/shrink-carry.mir | 8 +- test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 60 +-- test/CodeGen/AMDGPU/si-lower-control-flow.mir | 2 +- test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir | 4 +- test/CodeGen/AMDGPU/smrd-fold-offset.mir | 4 +- .../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 8 +- test/CodeGen/AMDGPU/subreg-split-live-in-error.mir | 4 +- test/CodeGen/AMDGPU/syncscopes.ll | 6 +- .../AMDGPU/undefined-physreg-sgpr-spill.mir | 4 +- .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 16 +- test/CodeGen/AMDGPU/vmem-vcc-hazard.mir | 20 +- test/CodeGen/AMDGPU/waitcnt-back-edge-loop.mir | 8 +- test/CodeGen/AMDGPU/waitcnt-loop-irreducible.mir | 14 +- .../AMDGPU/waitcnt-loop-single-basic-block.mir | 10 +- test/CodeGen/AMDGPU/waitcnt-preexisting.mir | 2 +- test/CodeGen/AMDGPU/waitcnt.mir | 22 +- test/CodeGen/MIR/AMDGPU/mir-canon-multi.mir | 6 +- .../MIR/AMDGPU/parse-order-reserved-regs.mir | 4 +- test/CodeGen/MIR/AMDGPU/syncscopes.mir | 24 +- test/CodeGen/MIR/AMDGPU/target-index-operands.mir | 16 +- test/MC/AMDGPU/flat-gfx10.s | 119 +++++ test/MC/AMDGPU/flat-global.s | 163 ++++++ test/MC/AMDGPU/flat-scratch-instructions.s | 117 ++++- 109 files changed, 2846 insertions(+), 1582 deletions(-) create mode 100644 test/CodeGen/AMDGPU/flat-offset-bug.ll create mode 100644 test/CodeGen/AMDGPU/llvm.amdgcn.s.get.waveid.in.workgroup.ll create mode 100644 test/MC/AMDGPU/flat-gfx10.s