This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk-code_size-cpu2017rate/gnu-arm-master-Os_LTO in repository toolchain/ci/base-artifacts.
from 038b736cd8 onsuccess: #37: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...] new 5ab5a88f1f onsuccess: #48: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: 01-reset_artifacts/console.log.xz | Bin 2388 -> 2024 bytes 02-prepare_abe/console.log.xz | Bin 2644 -> 2600 bytes 03-build_abe-binutils/console.log.xz | Bin 27272 -> 27152 bytes 03-build_abe-binutils/make-binutils.log.xz | Bin 17884 -> 17684 bytes 04-build_abe-stage1/console.log.xz | Bin 90004 -> 92280 bytes 04-build_abe-stage1/make-gcc-stage1.log.xz | Bin 70220 -> 71264 bytes 05-clean_sysroot/console.log.xz | Bin 368 -> 368 bytes 06-build_abe-linux/console.log.xz | Bin 8608 -> 8596 bytes 07-build_abe-glibc/console.log.xz | Bin 235256 -> 234752 bytes 07-build_abe-glibc/make-glibc.log.xz | Bin 186696 -> 186412 bytes 08-build_abe-stage2/console.log.xz | Bin 211088 -> 213428 bytes 08-build_abe-stage2/make-gcc-stage2.log.xz | Bin 179180 -> 181780 bytes 09-benchmark/benchmark-build.log | 143 +- 09-benchmark/benchmark.log | 141 +- 09-benchmark/console.log.xz | Bin 4160 -> 6448 bytes 10-check_regression/bmk-specific-variability.csv | 2 +- 10-check_regression/console.log.xz | Bin 2756 -> 3472 bytes annex/bmk-data/csv_results/md5sum.csv | 1 + annex/bmk-data/csv_results/perf.csv | 1 + annex/bmk-data/csv_results/results.csv | 1 + annex/bmk-data/csv_results/size.csv | 1 + annex/bmk-data/csv_results/sve.csv | 1 + annex/bmk-data/csv_results/vect.csv | 1 + .../CPU2017.parallel.fprate.train.cfg.run.10 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.14 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.16 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.18 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.2 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.20 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.21 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.4 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.5 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.7 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.8 | 1 + .../CPU2017.parallel.fprate.train.csv.run.10 | 1 + .../CPU2017.parallel.fprate.train.csv.run.14 | 1 + .../CPU2017.parallel.fprate.train.csv.run.16 | 1 + .../CPU2017.parallel.fprate.train.csv.run.18 | 1 + .../CPU2017.parallel.fprate.train.csv.run.2 | 1 + .../CPU2017.parallel.fprate.train.csv.run.20 | 1 + .../CPU2017.parallel.fprate.train.csv.run.21 | 1 + .../CPU2017.parallel.fprate.train.csv.run.4 | 1 + .../CPU2017.parallel.fprate.train.csv.run.5 | 1 + .../CPU2017.parallel.fprate.train.csv.run.7 | 1 + .../CPU2017.parallel.fprate.train.csv.run.8 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.10 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.14 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.16 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.18 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.2 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.20 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.21 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.4 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.5 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.7 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.8 | 1 + .../CPU2017.parallel.fprate.train.html.run.10 | 1 + .../CPU2017.parallel.fprate.train.html.run.14 | 1 + .../CPU2017.parallel.fprate.train.html.run.16 | 1 + .../CPU2017.parallel.fprate.train.html.run.18 | 1 + .../CPU2017.parallel.fprate.train.html.run.2 | 1 + .../CPU2017.parallel.fprate.train.html.run.20 | 1 + .../CPU2017.parallel.fprate.train.html.run.21 | 1 + .../CPU2017.parallel.fprate.train.html.run.4 | 1 + .../CPU2017.parallel.fprate.train.html.run.5 | 1 + .../CPU2017.parallel.fprate.train.html.run.7 | 1 + .../CPU2017.parallel.fprate.train.html.run.8 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.10 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.14 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.16 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.18 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.2 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.20 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.21 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.4 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.5 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.7 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.8 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.10 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.14 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.16 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.18 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.2 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.20 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.21 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.4 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.5 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.7 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.8 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.10 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.14 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.16 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.18 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.2 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.20 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.21 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.4 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.5 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.7 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.8 | 1 + .../CPU2017.parallel.fprate.train.txt.run.10 | 1 + .../CPU2017.parallel.fprate.train.txt.run.14 | 1 + .../CPU2017.parallel.fprate.train.txt.run.16 | 1 + .../CPU2017.parallel.fprate.train.txt.run.18 | 1 + .../CPU2017.parallel.fprate.train.txt.run.2 | 1 + .../CPU2017.parallel.fprate.train.txt.run.20 | 1 + .../CPU2017.parallel.fprate.train.txt.run.21 | 1 + .../CPU2017.parallel.fprate.train.txt.run.4 | 1 + .../CPU2017.parallel.fprate.train.txt.run.5 | 1 + .../CPU2017.parallel.fprate.train.txt.run.7 | 1 + .../CPU2017.parallel.fprate.train.txt.run.8 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.0 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.1 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.12 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.15 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.17 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.19 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.22 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.3 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.9 | 1 + .../CPU2017.parallel.intrate.train.csv.run.0 | 1 + .../CPU2017.parallel.intrate.train.csv.run.1 | 1 + .../CPU2017.parallel.intrate.train.csv.run.12 | 1 + .../CPU2017.parallel.intrate.train.csv.run.15 | 1 + .../CPU2017.parallel.intrate.train.csv.run.17 | 1 + .../CPU2017.parallel.intrate.train.csv.run.19 | 1 + .../CPU2017.parallel.intrate.train.csv.run.22 | 1 + .../CPU2017.parallel.intrate.train.csv.run.3 | 1 + .../CPU2017.parallel.intrate.train.csv.run.9 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.0 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.1 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.12 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.15 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.17 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.19 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.22 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.3 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.9 | 1 + .../CPU2017.parallel.intrate.train.html.run.0 | 1 + .../CPU2017.parallel.intrate.train.html.run.1 | 1 + .../CPU2017.parallel.intrate.train.html.run.12 | 1 + .../CPU2017.parallel.intrate.train.html.run.15 | 1 + .../CPU2017.parallel.intrate.train.html.run.17 | 1 + .../CPU2017.parallel.intrate.train.html.run.19 | 1 + .../CPU2017.parallel.intrate.train.html.run.22 | 1 + .../CPU2017.parallel.intrate.train.html.run.3 | 1 + .../CPU2017.parallel.intrate.train.html.run.9 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.0 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.1 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.12 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.15 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.17 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.19 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.22 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.3 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.9 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.0 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.1 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.12 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.15 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.17 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.19 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.22 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.3 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.9 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.0 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.1 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.12 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.15 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.17 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.19 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.22 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.3 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.9 | 1 + .../CPU2017.parallel.intrate.train.txt.run.0 | 1 + .../CPU2017.parallel.intrate.train.txt.run.1 | 1 + .../CPU2017.parallel.intrate.train.txt.run.12 | 1 + .../CPU2017.parallel.intrate.train.txt.run.15 | 1 + .../CPU2017.parallel.intrate.train.txt.run.17 | 1 + .../CPU2017.parallel.intrate.train.txt.run.19 | 1 + .../CPU2017.parallel.intrate.train.txt.run.22 | 1 + .../CPU2017.parallel.intrate.train.txt.run.3 | 1 + .../CPU2017.parallel.intrate.train.txt.run.9 | 1 + .../CPU2017.parallel.log.build.0 | 1 + .../CPU2017.parallel.log.build.1 | 1 + .../CPU2017.parallel.log.build.10 | 1 + .../CPU2017.parallel.log.build.11 | 1 + .../CPU2017.parallel.log.build.12 | 1 + .../CPU2017.parallel.log.build.13 | 1 + .../CPU2017.parallel.log.build.14 | 1 + .../CPU2017.parallel.log.build.15 | 1 + .../CPU2017.parallel.log.build.16 | 1 + .../CPU2017.parallel.log.build.17 | 1 + .../CPU2017.parallel.log.build.18 | 1 + .../CPU2017.parallel.log.build.19 | 1 + .../CPU2017.parallel.log.build.2 | 1 + .../CPU2017.parallel.log.build.20 | 1 + .../CPU2017.parallel.log.build.21 | 1 + .../CPU2017.parallel.log.build.22 | 1 + .../CPU2017.parallel.log.build.3 | 1 + .../CPU2017.parallel.log.build.4 | 1 + .../CPU2017.parallel.log.build.5 | 1 + .../CPU2017.parallel.log.build.6 | 1 + .../CPU2017.parallel.log.build.7 | 1 + .../CPU2017.parallel.log.build.8 | 1 + .../CPU2017.parallel.log.build.9 | 1 + .../CPU2017.parallel.log.debug.build.11 | 1 + .../CPU2017.parallel.log.debug.build.13 | 1 + .../CPU2017.parallel.log.debug.build.6 | 1 + .../CPU2017.parallel.log.debug.run.11 | 1 + .../CPU2017.parallel.log.debug.run.13 | 1 + .../CPU2017.parallel.log.debug.run.6 | 1 + .../CPU2017.parallel.log.run.0 | 1 + .../CPU2017.parallel.log.run.1 | 1 + .../CPU2017.parallel.log.run.10 | 1 + .../CPU2017.parallel.log.run.11 | 1 + .../CPU2017.parallel.log.run.12 | 1 + .../CPU2017.parallel.log.run.13 | 1 + .../CPU2017.parallel.log.run.14 | 1 + .../CPU2017.parallel.log.run.15 | 1 + .../CPU2017.parallel.log.run.16 | 1 + .../CPU2017.parallel.log.run.17 | 1 + .../CPU2017.parallel.log.run.18 | 1 + .../CPU2017.parallel.log.run.19 | 1 + .../CPU2017.parallel.log.run.2 | 1 + .../CPU2017.parallel.log.run.20 | 1 + .../CPU2017.parallel.log.run.21 | 1 + .../CPU2017.parallel.log.run.22 | 1 + .../CPU2017.parallel.log.run.3 | 1 + .../CPU2017.parallel.log.run.4 | 1 + .../CPU2017.parallel.log.run.5 | 1 + .../CPU2017.parallel.log.run.6 | 1 + .../CPU2017.parallel.log.run.7 | 1 + .../CPU2017.parallel.log.run.8 | 1 + .../CPU2017.parallel.log.run.9 | 1 + .../kallsyms | 149786 ++++++++ .../4784922c4a864f6e3a84f6f37511e7371d851e8b/elf | Bin 0 -> 11857912 bytes .../probes | 0 .../7ffcd10b89f518cf657d1ffc8283c3c41822fa96/elf | Bin 0 -> 2850552 bytes .../probes | 0 .../4924b3fbcdea35aabd4d03f716efdf856150dd28/elf | Bin 0 -> 4535380 bytes .../probes | 0 .../157a8ea43f65f25e6c0be621b95f1384405d2660/elf | Bin 0 -> 1431112 bytes .../probes | 0 .../702f592dad76303d3e9ed0f93134abec54104bf5/elf | Bin 18129190 -> 18546560 bytes .../probes | 0 .../432010c42091e9de5e2d9a9ce0812765153d495f/elf | Bin 0 -> 1295096 bytes .../probes | 0 .../a5d48f787e877314a9850a4d473b24b4107e7e51/elf | Bin 0 -> 5288960 bytes .../probes | 0 .../5ec4189e3ca7d7eaa2de5616bdabaef18c5ae7ee/elf | Bin 0 -> 8451224 bytes .../probes | 0 .../5c3b48632a6e9c312dfabd16bb4327e70919389a/elf | Bin 0 -> 334508 bytes .../probes | 0 .../342d4a2c87793d4f409758a5ec13943eb3cb3602/elf | Bin 0 -> 2414924 bytes .../probes | 0 .../696743398726b600ca272577a99bc404db10a32a/elf | Bin 0 -> 71572 bytes .../probes | 0 .../cbe4af7f1b163332c34d993842223d8b0ce5e707/elf | Bin 0 -> 783220 bytes .../probes | 0 .../409e98a3b42a8145ae69cac573b50301ba05f6fa/elf | Bin 0 -> 77292 bytes .../probes | 0 .../99a4ddb3bc88a2ee1ecd16f082d4635726761329/elf | Bin 0 -> 72960 bytes .../probes | 0 .../2717bf7d3b9cbace88fd43ed7cc0d9766f2ed647/elf | Bin 0 -> 53588 bytes .../probes | 0 .../c63436ece6396ac78ed4ab756a52bbc66a1ba3bc/elf | Bin 0 -> 30532 bytes .../probes | 0 .../f7d759f2e8b8c232e3b5e26618bb2f97ee1d95ad/elf | Bin 0 -> 217448 bytes .../probes | 0 .../592a6d90ea3088a8ffe56927a6e85e21e8bcb0c6/elf | Bin 0 -> 392208 bytes .../probes | 0 .../5011a0f656d1b56d6bc79e88aec28fbfb3417e21/elf | Bin 0 -> 99576 bytes .../probes | 0 .../b5b4d4c3ea1ddf8423b8732bd2ce574928a1d192/elf | Bin 0 -> 37420 bytes .../probes | 0 .../cab002154a4c7ce696d63ea87f5635afceea111c/elf | Bin 0 -> 2363520 bytes .../probes | 0 .../ecfd0b1d4c6a99496a3b4ecb5c231361a6fbe2ba/elf | Bin 0 -> 391188 bytes .../probes | 0 .../f57b9538999e19b10a9d1d0225d1d7ce3b311757/elf | Bin 0 -> 657252 bytes .../probes | 0 .../4cabe7c29369c9f969e702615a8808c197fde3b0/elf | Bin 0 -> 23956 bytes .../probes | 0 .../2fa795738ccf1391bd6b57097b5e6910cff8f06f/elf | Bin 0 -> 1244924 bytes .../probes | 0 .../perf.parallel.data/500.perlbench_r.data | 1 + .../perf.parallel.data/502.gcc_r.data | 1 + .../perf.parallel.data/503.bwaves_r.data | 1 + .../perf.parallel.data/505.mcf_r.data | 1 + .../perf.parallel.data/507.cactuBSSN_r.data | 1 + .../perf.parallel.data/508.namd_r.data | 1 + .../perf.parallel.data/511.povray_r.data | 1 + .../perf.parallel.data/519.lbm_r.data | 1 + .../perf.parallel.data/520.omnetpp_r.data | 1 + .../perf.parallel.data/521.wrf_r.data | 1 + .../perf.parallel.data/525.x264_r.data | 1 + .../perf.parallel.data/527.cam4_r.data | 1 + .../perf.parallel.data/531.deepsjeng_r.data | 1 + .../perf.parallel.data/538.imagick_r.data | 1 + .../perf.parallel.data/541.leela_r.data | 1 + .../perf.parallel.data/544.nab_r.data | 1 + .../perf.parallel.data/548.exchange2_r.data | 1 + .../perf.parallel.data/549.fotonik3d_r.data | 1 + .../perf.parallel.data/554.roms_r.data | 1 + .../perf.parallel.data/557.xz_r.data | 1 + .../save.parallel.temps/500.perlbench_r.tar.xz | 1 + .../save.parallel.temps/502.gcc_r.tar.xz | 1 + .../save.parallel.temps/503.bwaves_r.tar.xz | 1 + .../save.parallel.temps/505.mcf_r.tar.xz | 1 + .../save.parallel.temps/507.cactuBSSN_r.tar.xz | 1 + .../save.parallel.temps/508.namd_r.tar.xz | 1 + .../save.parallel.temps/510.parest_r.tar.xz | 1 + .../save.parallel.temps/511.povray_r.tar.xz | 1 + .../save.parallel.temps/519.lbm_r.tar.xz | 1 + .../save.parallel.temps/520.omnetpp_r.tar.xz | 1 + .../save.parallel.temps/521.wrf_r.tar.xz | 1 + .../save.parallel.temps/523.xalancbmk_r.tar.xz | 1 + .../save.parallel.temps/525.x264_r.tar.xz | 1 + .../save.parallel.temps/526.blender_r.tar.xz | 1 + .../save.parallel.temps/527.cam4_r.tar.xz | 1 + .../save.parallel.temps/531.deepsjeng_r.tar.xz | 1 + .../save.parallel.temps/538.imagick_r.tar.xz | 1 + .../save.parallel.temps/541.leela_r.tar.xz | 1 + .../save.parallel.temps/544.nab_r.tar.xz | 1 + .../save.parallel.temps/548.exchange2_r.tar.xz | 1 + .../save.parallel.temps/549.fotonik3d_r.tar.xz | 1 + .../save.parallel.temps/554.roms_r.tar.xz | 1 + .../save.parallel.temps/557.xz_r.tar.xz | 1 + git/binutils_rev | 2 +- git/gcc_rev | 2 +- git/glibc_rev | 2 +- git/linux_rev | 2 +- jenkins/build-name | 2 +- jenkins/run-build.env | 6 + manifest.sh | 46 +- notify/check-regression-status.txt | 1 - results | 1 + results-vs-prev/cmp-results.diff | 6 - results-vs-prev/compare-results-internal.csv | 62 +- results-vs-prev/csv-results-0/md5sum.csv | 21 - results-vs-prev/csv-results-0/perf.csv | 67 - results-vs-prev/csv-results-0/results.csv | 346379 ----------------- results-vs-prev/csv-results-0/size.csv | 346369 ----------------- results-vs-prev/csv-results-0/sve.csv | 21 - results-vs-prev/csv-results-0/vect.csv | 16 - results-vs-prev/csv-results-1/md5sum.csv | 21 - results-vs-prev/csv-results-1/perf.csv | 69 - results-vs-prev/csv-results-1/results.csv | 351017 ------------------ results-vs-prev/csv-results-1/sve.csv | 21 - results-vs-prev/csv-results-1/vect.csv | 16 - results-vs-prev/csvs2table-results-brief.csv | 50 +- results-vs-prev/csvs2table-results-full.csv | 143 +- results-vs-prev/csvs2table-results-internal.csv | 58 +- results-vs-prev/csvs2table-results.csv | 58 +- results-vs-prev/interesting-symbols.csv | 54 +- results-vs-prev/results-internal.csv | 58 +- results-vs-prev/tcwg-benchmark-results.log | 3808 +- results_id | 2 +- 359 files changed, 151952 insertions(+), 1046761 deletions(-) create mode 120000 annex/bmk-data/csv_results/md5sum.csv create mode 120000 annex/bmk-data/csv_results/perf.csv create mode 120000 annex/bmk-data/csv_results/results.csv create mode 120000 annex/bmk-data/csv_results/size.csv create mode 120000 annex/bmk-data/csv_results/sve.csv create mode 120000 annex/bmk-data/csv_results/vect.csv create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.0 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.1 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.10 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.11 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.12 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.13 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.14 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.15 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.16 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.17 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.18 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.19 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.2 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.20 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.21 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.22 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.3 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.4 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.5 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.7 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.8 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.9 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debug.run.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.0 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.1 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.10 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.11 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.12 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.13 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.14 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.15 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.16 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.17 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.18 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.19 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.2 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.20 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.21 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.22 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.3 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.4 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.5 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.7 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.8 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.9 create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] rename results-vs-prev/csv-results-1/size.csv => annex/bmk-data/tcwg-bmk-sq-02.tcw [...] mode change 100644 => 100755 create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/500.pe [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/502.gc [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/503.bw [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/505.mc [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/507.ca [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/508.na [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/511.po [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/519.lb [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/520.om [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/521.wr [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/525.x2 [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/527.ca [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/531.de [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/538.im [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/541.le [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/544.na [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/548.ex [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/549.fo [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/554.ro [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/557.xz_r.data create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/500.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/502.g [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/503.b [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/505.m [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/507.c [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/508.n [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/510.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/511.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/519.l [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/520.o [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/521.w [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/523.x [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/525.x [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/526.b [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/527.c [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/531.d [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/538.i [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/541.l [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/544.n [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/548.e [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/549.f [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/554.r [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/557.x [...] create mode 100644 jenkins/run-build.env delete mode 100644 notify/check-regression-status.txt delete mode 100644 results-vs-prev/cmp-results.diff delete mode 100644 results-vs-prev/csv-results-0/md5sum.csv delete mode 100644 results-vs-prev/csv-results-0/perf.csv delete mode 100644 results-vs-prev/csv-results-0/results.csv delete mode 100644 results-vs-prev/csv-results-0/size.csv delete mode 100644 results-vs-prev/csv-results-0/sve.csv delete mode 100644 results-vs-prev/csv-results-0/vect.csv delete mode 100644 results-vs-prev/csv-results-1/md5sum.csv delete mode 100644 results-vs-prev/csv-results-1/perf.csv delete mode 100644 results-vs-prev/csv-results-1/results.csv delete mode 100644 results-vs-prev/csv-results-1/sve.csv delete mode 100644 results-vs-prev/csv-results-1/vect.csv