This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 677249a2324 ira: Consider save/restore costs of callee-save registers [ [...] new bea89f78f2f RISC-V: Extend VLS modes in 'VWEXTI' iterator
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/riscv-v.cc | 24 ++- gcc/config/riscv/vector-iterators.md | 201 +++++++++++++++++++++ .../gcc.target/riscv/rvv/autovec/binop/narrow-1.c | 2 +- .../gcc.target/riscv/rvv/autovec/binop/narrow-2.c | 2 +- .../gcc.target/riscv/rvv/autovec/binop/narrow-3.c | 2 +- .../gcc.target/riscv/rvv/autovec/cmp/vcond-1.c | 2 +- .../gcc.target/riscv/rvv/autovec/cmp/vcond-2.c | 2 +- .../gcc.target/riscv/rvv/autovec/cmp/vcond-3.c | 2 +- .../gcc.target/riscv/rvv/autovec/cmp/vcond-4.c | 2 +- .../gcc.target/riscv/rvv/autovec/partial/slp-18.c | 2 +- .../gcc.target/riscv/rvv/autovec/partial/slp-19.c | 2 +- .../gcc.target/riscv/rvv/autovec/pr110950.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-1.c | 2 +- .../riscv/rvv/autovec/ternop/ternop-10.c | 2 +- .../riscv/rvv/autovec/ternop/ternop-11.c | 2 +- .../riscv/rvv/autovec/ternop/ternop-12.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-2.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-3.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-4.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-5.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-6.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-7.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-8.c | 2 +- .../gcc.target/riscv/rvv/autovec/ternop/ternop-9.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-1.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-10.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-11.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-12.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-2.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-3.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-4.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-5.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-6.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-7.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-8.c | 2 +- .../riscv/rvv/autovec/ternop/ternop_nofm-9.c | 2 +- .../gcc.target/riscv/rvv/autovec/vls/avg-1.c | 44 +++++ .../riscv/rvv/autovec/vls/{fma-3.c => avg-2.c} | 43 ++--- .../riscv/rvv/autovec/vls/{fma-2.c => avg-3.c} | 43 ++--- .../riscv/rvv/autovec/vls/{fma-1.c => avg-4.c} | 50 ++--- .../riscv/rvv/autovec/vls/{fma-3.c => avg-5.c} | 44 ++--- .../riscv/rvv/autovec/vls/{fma-3.c => avg-6.c} | 42 ++--- .../gcc.target/riscv/rvv/autovec/vls/def.h | 25 +++ .../gcc.target/riscv/rvv/autovec/vls/div-1.c | 2 +- .../gcc.target/riscv/rvv/autovec/vls/ext-1.c | 72 ++++++++ .../gcc.target/riscv/rvv/autovec/vls/ext-2.c | 54 ++++++ .../riscv/rvv/autovec/vls/{fma-3.c => ext-3.c} | 37 ++-- .../gcc.target/riscv/rvv/autovec/vls/shift-3.c | 2 +- .../gcc.target/riscv/rvv/autovec/vls/trunc-1.c | 71 ++++++++ .../gcc.target/riscv/rvv/autovec/vls/trunc-2.c | 53 ++++++ .../riscv/rvv/autovec/vls/{fnma-4.c => trunc-3.c} | 34 ++-- .../gcc.target/riscv/rvv/autovec/widen/widen-1.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-2.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-3.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-4.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-5.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-6.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-7.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-8.c | 2 +- .../gcc.target/riscv/rvv/autovec/widen/widen-9.c | 2 +- .../riscv/rvv/autovec/widen/widen-complicate-1.c | 2 +- .../riscv/rvv/autovec/widen/widen-complicate-2.c | 2 +- .../riscv/rvv/autovec/widen/widen-complicate-3.c | 2 +- .../riscv/rvv/autovec/widen/widen-complicate-4.c | 2 +- .../riscv/rvv/autovec/widen/widen-complicate-5.c | 2 +- .../riscv/rvv/autovec/widen/widen-complicate-6.c | 2 +- .../gcc.target/riscv/rvv/autovec/zve32f-1.c | 2 +- 67 files changed, 734 insertions(+), 207 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/avg-1.c copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/{fma-3.c => avg-2.c} (51%) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/{fma-2.c => avg-3.c} (53%) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/{fma-1.c => avg-4.c} (50%) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/{fma-3.c => avg-5.c} (50%) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/{fma-3.c => avg-6.c} (52%) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/ext-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/ext-2.c copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/{fma-3.c => ext-3.c} (58%) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/trunc-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/trunc-2.c copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/{fnma-4.c => trunc-3.c} (59%)