This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/release-arm in repository toolchain/ci/qemu.
from c52d69e7db Merge remote-tracking branch 'remotes/cschoenebeck/tags/pull [...] adds f448397a51 Hexagon (target/hexagon) more tcg_constant_* adds b9dd6ff91d Hexagon (target/hexagon) put writes to USR into temp until commit adds edf044c558 Merge remote-tracking branch 'remotes/quic/tags/pull-hex-202 [...] adds 1c46937358 qemu/int128: Add int128_{not,xor} adds 9276a31c34 host-utils: move checks out of divu128/divs128 adds 8ac2d6c526 host-utils: move udiv_qrnnd() to host-utils adds 40f3e79a86 host-utils: add 128-bit quotient support to divu128/divs128 adds 023462978a host-utils: add unit tests for divu128/divs128 adds b1fde411d0 tcg/optimize: Rename "mask" to "z_mask" adds 3b3f847d75 tcg/optimize: Split out OptContext adds b10f38339b tcg/optimize: Remove do_default label adds dc84988a5f tcg/optimize: Change tcg_opt_gen_{mov,movi} interface adds d0ed5151b1 tcg/optimize: Move prev_mb into OptContext adds e2577ea24f tcg/optimize: Split out init_arguments adds 8774dded02 tcg/optimize: Split out copy_propagate adds 5cf32be7d8 tcg/optimize: Split out fold_call adds ec5d4cbeef tcg/optimize: Drop nb_oargs, nb_iargs locals adds 8d57bf1e82 tcg/optimize: Change fail return for do_constant_folding_cond* adds 6b99d5bf38 tcg/optimize: Return true from tcg_opt_gen_{mov,movi} adds 137f1f4429 tcg/optimize: Split out finish_folding adds 404a148d89 tcg/optimize: Use a boolean to avoid a mass of continues adds 3eefdf2b58 tcg/optimize: Split out fold_mb, fold_qemu_{ld,st} adds 2f9f08ba43 tcg/optimize: Split out fold_const{1,2} adds bc47b1aa5b tcg/optimize: Split out fold_setcond2 adds 764d2aba08 tcg/optimize: Split out fold_brcond2 adds 079b08040e tcg/optimize: Split out fold_brcond adds c63ff55cc5 tcg/optimize: Split out fold_setcond adds 6b8ac0d149 tcg/optimize: Split out fold_mulu2_i32 adds e3f7dc2167 tcg/optimize: Split out fold_addsub2_i32 adds 0c310a3005 tcg/optimize: Split out fold_movcond adds dcd08996c9 tcg/optimize: Split out fold_extract2 adds b6617c8821 tcg/optimize: Split out fold_extract, fold_sextract adds 1b1907b846 tcg/optimize: Split out fold_deposit adds 30dd0bfeb5 tcg/optimize: Split out fold_count_zeros adds 09bacdc263 tcg/optimize: Split out fold_bswap adds 8cdb3fcb8e tcg/optimize: Split out fold_dup, fold_dup2 adds 2cfac7fa48 tcg/optimize: Split out fold_mov adds cbe42fb2f2 tcg/optimize: Split out fold_xx_to_i adds ca7bb049a0 tcg/optimize: Split out fold_xx_to_x adds e8679955ec tcg/optimize: Split out fold_xi_to_i adds 67f84c9621 tcg/optimize: Add type to OptContext adds 0e0a32bacb tcg/optimize: Split out fold_to_not adds 9caca88a76 tcg/optimize: Split out fold_sub_to_neg adds a63ce0e9cb tcg/optimize: Split out fold_xi_to_x adds da48e27202 tcg/optimize: Split out fold_ix_to_i adds fae450ba47 tcg/optimize: Split out fold_masks adds 407112b03d tcg/optimize: Expand fold_mulu2_i32 to all 4-arg multiplies adds 9531c078ff tcg/optimize: Expand fold_addsub2_i32 to 64-bit ops adds 7a2f708452 tcg/optimize: Sink commutative operand swapping into fold functions adds 18cf3d07a2 tcg: Extend call args using the correct opcodes adds faa2e10045 tcg/optimize: Stop forcing z_mask to "garbage" for 32-bit values adds 4e858d96aa tcg/optimize: Use fold_xx_to_i for orc adds 5b5cf47983 tcg/optimize: Use fold_xi_to_x for mul adds 2f9d9a3422 tcg/optimize: Use fold_xi_to_x for div adds 267c17e825 tcg/optimize: Use fold_xx_to_i for rem adds 57fe5c6df2 tcg/optimize: Optimize sign extensions adds 3f2b1f8376 tcg/optimize: Propagate sign info for logical operations adds 275d7d8e70 tcg/optimize: Propagate sign info for setcond adds 2b9d0c59ed tcg/optimize: Propagate sign info for bit counting adds 93a967fbb5 tcg/optimize: Propagate sign info for shifting adds 9f660c077b softmmu: fix watchpoint processing in icount mode adds 1ab0ba8ab5 softmmu: remove useless condition in watchpoint check adds efd629fb21 softmmu: fix for "after access" watchpoints adds a92cecba27 Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-2021 [...] adds 9925c8bb81 hw/riscv: virt: Don't use a macro for the PLIC configuration adds bf357e1d72 hw/riscv: boot: Add a PLIC config string function adds 4e8fb53c0b hw/riscv: sifive_u: Use the PLIC config helper function adds 8486eb8cdc hw/riscv: microchip_pfsoc: Use the PLIC config helper function adds 7d10ff8a4d hw/riscv: virt: Use the PLIC config helper function adds 9b144ed444 hw/riscv: opentitan: Fixup the PLIC context addresses adds 53dcea58b8 target/riscv: Add J-extension into RISC-V adds 138b5c5f8f target/riscv: Add CSR defines for RISC-V PM extension adds 4bbe8033fc target/riscv: Support CSRs required for RISC-V PM extension [...] adds b1c279e135 target/riscv: Add J extension state description adds bd5594ca28 target/riscv: Print new PM CSRs in QEMU logs adds c655df7fe0 target/riscv: Support pointer masking for RISC-V for i/c/f/d [...] adds 0774a7a1ff target/riscv: Implement address masking functions required f [...] adds 0ee9a4e57e target/riscv: Allow experimental J-ext to be turned on adds 487a99551a target/riscv: fix VS interrupts forwarding to HS adds 50d1608764 target/riscv: remove force HS exception adds 0e9030376e softfloat: add APIs to handle alternative sNaN propagation f [...] adds 15161e425e target/riscv: change the api for RVF/RVD fmin/fmax adds 6450ce5634 Merge remote-tracking branch 'remotes/alistair23/tags/pull-r [...] adds 07db29f20a target/i386: Remove core-capability in Snowridge CPU model adds a856cce31b Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next [...] adds a3c45b3e62 qapi: New special feature flag "unstable" adds 9fb49daabf qapi: Mark unstable QMP parts with feature 'unstable' adds 9bafe07bc8 qapi: Eliminate QCO_NO_OPTIONS for a slight simplification adds c67db1ed16 qapi: Tools for sets of special feature flags in generated code adds a130728554 qapi: Generalize struct member policy checking adds 6604e4757a qapi: Generalize command policy checking adds c868876043 qapi: Generalize enum member policy checking adds 7ce5fc63c7 qapi: Factor out compat_policy_input_ok() adds 57df0dff1a qapi: Extend -compat to set policy for unstable interfaces adds dd61b91c08 Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi- [...] adds b3793b8a91 hw/sh4: Coding style: Remove tabs adds 221389657a hw/sh4: Coding style: Fix multi-line comments adds f94bff1337 hw/sh4: Coding style: White space fixes adds ac3c9e74c1 hw/sh4: Coding style: Add missing braces adds 373b96b9c6 hw/sh4: Coding style: Remove unnecessary casts adds 3b885dabd0 hw/sh4: Fix typos in a comment adds ad52cfc137 hw/sh4: Change debug printfs to traces adds 6e5dd76f21 hw/sh4/r2d: Use error_report instead of fprintf to stderr adds 3cf7ce4337 hw/char/sh_serial: Do not abort on invalid access adds 2f6df13748 hw/char/sh_serial: Rename type sh_serial_state to SHSerialState adds 5b344b02e1 hw/char/sh_serial: Embed QEMUTimer in state struct adds 017f77bbf7 hw/char/sh_serial: Split off sh_serial_reset() from sh_seria [...] adds beeb520925 hw/char/sh_serial: QOM-ify adds 44ae04f032 hw/char/sh_serial: Add device id to trace output adds cfaf2806e8 hw/intc/sh_intc: Use existing macro instead of local one adds dc6f1734b7 hw/intc/sh_intc: Turn some defines into an enum adds 81d18cd48a hw/intc/sh_intc: Rename iomem region adds 92d1d3ada1 hw/intc/sh_intc: Drop another useless macro adds 51cb902bac hw/intc/sh_intc: Move sh_intc_register() closer to its only user adds 46ea1f8236 hw/intc/sh_intc: Remove excessive parenthesis adds 12201fe38a hw/intc/sh_intc: Use array index instead of pointer arithmetics adds 9b12fb10b7 hw/intc/sh_intc: Inline and drop sh_intc_source() function adds 85208f7a97 hw/intc/sh_intc: Replace abort() with g_assert_not_reached() adds 418a221c2b hw/intc/sh_intc: Avoid using continue in loops adds 36cf5ee885 hw/intc/sh_intc: Simplify allocating sources array adds 3233178789 hw/intc/sh_intc: Remove unneeded local variable initialisers adds 5d9b737e51 hw/timer/sh_timer: Rename sh_timer_state to SHTimerState adds f64ccec414 hw/timer/sh_timer: Do not wrap lines that are not too long adds 65307c7792 hw/timer/sh_timer: Fix timer memory region size adds 46e44759fc hw/timer/sh_timer: Remove use of hw_error adds af531756d2 Merge remote-tracking branch 'remotes/philmd/tags/renesas-20 [...]
No new revisions were added by this update.
Summary of changes: docs/devel/qapi-code-gen.rst | 9 +- fpu/softfloat-parts.c.inc | 25 +- fpu/softfloat.c | 19 +- hw/char/sh_serial.c | 236 +- hw/char/trace-events | 4 + hw/intc/sh_intc.c | 547 +++-- hw/intc/trace-events | 8 + hw/pci-host/sh_pci.c | 10 +- hw/riscv/boot.c | 25 + hw/riscv/microchip_pfsoc.c | 14 +- hw/riscv/opentitan.c | 4 +- hw/riscv/sifive_u.c | 14 +- hw/riscv/virt.c | 20 +- hw/sh4/r2d.c | 69 +- hw/sh4/sh7750.c | 637 +++--- hw/sh4/sh7750_regnames.c | 148 +- hw/sh4/sh7750_regs.h | 1600 +++++++------- hw/sh4/shix.c | 12 +- hw/sh4/trace-events | 3 + hw/sh4/trace.h | 1 + hw/timer/sh_timer.c | 151 +- hw/timer/trace-events | 5 + include/fpu/softfloat-macros.h | 82 - include/fpu/softfloat.h | 10 + include/hw/clock.h | 5 +- include/hw/riscv/boot.h | 2 + include/hw/riscv/microchip_pfsoc.h | 1 - include/hw/riscv/sifive_u.h | 1 - include/hw/riscv/virt.h | 1 - include/hw/sh4/sh.h | 19 +- include/hw/sh4/sh_intc.h | 2 +- include/qapi/compat-policy.h | 7 + include/qapi/qmp/dispatch.h | 6 +- include/qapi/util.h | 8 +- include/qapi/visitor-impl.h | 6 +- include/qapi/visitor.h | 17 +- include/qemu/host-utils.h | 121 +- include/qemu/int128.h | 20 + meson.build | 1 + monitor/misc.c | 7 +- qapi/block-core.json | 123 +- qapi/compat.json | 8 +- qapi/migration.json | 35 +- qapi/misc.json | 6 +- qapi/qapi-forward-visitor.c | 20 +- qapi/qapi-util.c | 43 + qapi/qapi-visit-core.c | 41 +- qapi/qmp-dispatch.c | 19 +- qapi/qmp-registry.c | 4 +- qapi/qobject-input-visitor.c | 22 +- qapi/qobject-output-visitor.c | 13 +- qapi/qom.json | 11 +- qapi/trace-events | 4 +- qemu-options.hx | 20 +- scripts/qapi/commands.py | 12 +- scripts/qapi/events.py | 10 +- scripts/qapi/gen.py | 8 + scripts/qapi/schema.py | 11 +- scripts/qapi/types.py | 20 +- scripts/qapi/visit.py | 14 +- softmmu/physmem.c | 41 +- storage-daemon/qemu-storage-daemon.c | 3 +- target/hexagon/attribs_def.h.inc | 1 + target/hexagon/gen_tcg.h | 9 +- target/hexagon/gen_tcg_funcs.py | 11 +- target/hexagon/hex_common.py | 2 + target/hexagon/macros.h | 9 +- target/hexagon/translate.c | 12 +- target/i386/cpu.c | 3 +- target/ppc/int_helper.c | 23 +- target/riscv/cpu.c | 13 + target/riscv/cpu.h | 17 +- target/riscv/cpu_bits.h | 102 +- target/riscv/cpu_helper.c | 72 +- target/riscv/csr.c | 285 +++ target/riscv/fpu_helper.c | 16 +- target/riscv/insn_trans/trans_rva.c.inc | 3 + target/riscv/insn_trans/trans_rvd.c.inc | 2 + target/riscv/insn_trans/trans_rvf.c.inc | 2 + target/riscv/insn_trans/trans_rvi.c.inc | 2 + target/riscv/machine.c | 27 + target/riscv/translate.c | 43 + tcg/optimize.c | 2598 ++++++++++++++--------- tcg/tcg.c | 6 +- tests/qapi-schema/qapi-schema-test.json | 7 +- tests/qapi-schema/qapi-schema-test.out | 5 + tests/tcg/hexagon/Makefile.target | 1 + tests/tcg/hexagon/{hex_sigsegv.c => overflow.c} | 75 +- tests/unit/meson.build | 1 + tests/unit/test-div128.c | 197 ++ util/host-utils.c | 137 +- 91 files changed, 4809 insertions(+), 3237 deletions(-) create mode 100644 hw/sh4/trace-events create mode 100644 hw/sh4/trace.h copy tests/tcg/hexagon/{hex_sigsegv.c => overflow.c} (56%) create mode 100644 tests/unit/test-div128.c