This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/llvm-project.
from e334c52addc [llvm-objcopy] Use llvm::erase_if (NFC) adds 622ea9cf74b [RISCV] Define vector widening reduction intrinsic. adds e8c7e7cdbbb [ValueTracking] Add more known non zero tests (NFC) adds b2184075127 [ValueTracking] Handle more non-trivial conditions in isKno [...] adds c7dcc4c7258 [clang-format] PR48569 clang-format fails to align case lab [...] adds c4ca1089669 [SLP] use switch to improve readability; NFC adds badf0f20f3b [SLP] rename reduction variables for readability; NFC adds 62beac7ed7c [NFC] Refactor some SourceMgr code adds 9c9bca45f09 [llvm-pdbutil] Use llvm::is_contained (NFC) adds 63a2bde2812 [TableGen] Use llvm::erase_if (NFC) adds b676f2fee1f [llvm-cov, llvm-symbolizer] Use llvm::erase_if (NFC) adds 5bc5c016c4b [CVP] Add tests for select form of and/or (NFC) adds 8791949f55b [test] Pin some tests to legacy PM adds 9eb3e564d3b [ODS] Make the getType() method on a OneResult instruction [...] adds 76202f09b52 [RISCV] Improve VMConstraint checking on more unary and nul [...] new 33051d5d61f [X86] Remove X86Fmadd SDNode from tablegen. Use standard fm [...] new 7df3544e80f [GlobalISel] Fix assertion failures after "GlobalISel: Retu [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang/lib/Format/UnwrappedLineParser.cpp | 19 +- clang/unittests/Format/FormatTest.cpp | 14 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 6 + llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 3 +- llvm/lib/Support/SourceMgr.cpp | 28 ++- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 13 +- llvm/lib/Target/RISCV/RISCVInstrFormats.td | 56 ++++-- llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 18 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 40 +++++ llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 52 +----- llvm/lib/Target/X86/X86InstrAVX512.td | 10 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 2 - llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 127 +++++++------ .../Analysis/BranchProbabilityInfo/deopt-invoke.ll | 2 +- .../Analysis/BranchProbabilityInfo/unreachable.ll | 2 +- .../combine-shift-immed-mismatch-crash.mir | 58 ++++++ llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv32.ll | 43 +++++ llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv64.ll | 85 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv32.ll | 43 +++++ llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv64.ll | 85 +++++++++ llvm/test/MC/RISCV/rvv/invalid.s | 20 +++ llvm/test/Transforms/Coroutines/coro-inline.ll | 2 +- .../Transforms/CorrelatedValuePropagation/basic.ll | 198 +++++++++++++++++++++ llvm/test/Transforms/IndVarSimplify/X86/pr45360.ll | 26 +-- llvm/test/Transforms/InstCombine/known-non-zero.ll | 92 ++++++++++ llvm/tools/llvm-cov/CodeCoverage.cpp | 11 +- llvm/tools/llvm-pdbutil/llvm-pdbutil.cpp | 4 +- llvm/tools/llvm-symbolizer/llvm-symbolizer.cpp | 6 +- llvm/utils/TableGen/AsmWriterEmitter.cpp | 6 +- mlir/docs/Tutorials/Toy/Ch-2.md | 4 +- .../standalone/include/Standalone/StandaloneOps.h | 1 + mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h | 1 + mlir/include/mlir/Dialect/ArmNeon/ArmNeonDialect.h | 1 + mlir/include/mlir/IR/OpBase.td | 105 ++++++----- mlir/include/mlir/IR/OpDefinition.h | 60 +++++-- mlir/include/mlir/TableGen/Type.h | 3 + .../VectorToLLVM/ConvertVectorToLLVM.cpp | 7 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 9 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 5 +- mlir/lib/TableGen/Type.cpp | 5 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 9 +- 42 files changed, 1001 insertions(+), 282 deletions(-) create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-shift-immed-mismat [...] create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv64.ll