[Tcwg-commits] [gcc] branch master updated (623730d954a -> 77906341efc)

This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 623730d954a c++: fix ICE with -Wduplicated-cond [PR107593] new 2a937fb5cf8 RISC-V: Add integer binary vv C/C++ API support new 2db1fd76eba RISC-V: Add vxor.vv C API tests new 88a4dc078ad RISC-V: Add vsub.vv C API tests new 4703a573d11 RISC-V: Add srl.vv C API tests new 79d1e60cb86 RISC-V: Add vsra.vv C API tests new f9979ac8a2c RISC-V: Add vsll.vv C API tests new 9d2fe103bfb RISC-V: Add vrem*.vv C API tests new a581639528a RISC-V: Add vor.vv C API tests new 7f51e62876c RISC-V: Add vmin*.vv C API tests new aa89ce6a65a RISC-V: Add vmax*.vv C API tests new a542b1feeb2 RISC-V: Add vdiv*.vv C API tests new 817d8f2ec5a RISC-V: Add vand.vv C API tests new c2674f5b913 RISC-V: Add vadd.vv C API tests new e96482d84ec RISC-V: Add binop constraint tests new 6344011ae32 RISC-V: Add vadd.vv C++ API tests new e37c8f209e0 RISC-V: Add vxor.vv C++ API tests new 768a8952539 RISC-V: Add vand.vv C++ API tests new f4463ea86a4 RISC-V: Add vsrl.vv C++ API tests new 38e152f84b0 RISC-V: Add vsra.vv C++ API tests new 147e602a4dd RISC-V: Add vsll.vv C++ API tests new f4f00e44fd3 RISC-V: Add vrem*.vv C++ API tests new b928748686f RISC-V: Add vor.vv C++ API tests new e2e93b9dee9 RISC-V: Add vmin*.vv C++ API tests new a97767c30b1 RISC-V: Add vmax*.vv C++ API tests new 77906341efc RISC-V: Add vdiv*.vv C++ API tests

The 25 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/riscv/constraints.md | 10 + gcc/config/riscv/iterators.md | 14 +- gcc/config/riscv/predicates.md | 15 + gcc/config/riscv/riscv-vector-builtins-bases.cc | 48 ++ gcc/config/riscv/riscv-vector-builtins-bases.h | 17 + .../riscv/riscv-vector-builtins-functions.def | 18 + gcc/config/riscv/riscv-vector-builtins-shapes.cc | 25 + gcc/config/riscv/riscv-vector-builtins-shapes.h | 1 + gcc/config/riscv/riscv-vector-builtins.cc | 38 ++ gcc/config/riscv/riscv-vector-builtins.h | 1 + gcc/config/riscv/riscv.cc | 10 + gcc/config/riscv/vector-iterators.md | 183 +++++++ gcc/config/riscv/vector.md | 49 +- .../g++.target/riscv/rvv/base/vadd_vv-1.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vadd_vv-2.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vadd_vv-3.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_mu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_mu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_mu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tum-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tum-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tum-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tumu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tumu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vadd_vv_tumu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv-1.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vand_vv-2.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vand_vv-3.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vand_vv_mu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_mu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_mu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tum-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tum-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tum-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tumu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tumu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vand_vv_tumu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vdiv_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vdiv_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vdiv_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vdiv_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdiv_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vdivu_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vdivu_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vdivu_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vdivu_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmax_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmax_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmax_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmax_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmaxu_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmaxu_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmaxu_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmin_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmin_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vmin_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vmin_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vminu_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vminu_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vminu_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vminu_vv_tumu-3.C | 160 ++++++ gcc/testsuite/g++.target/riscv/rvv/base/vor_vv-1.C | 578 +++++++++++++++++++++ gcc/testsuite/g++.target/riscv/rvv/base/vor_vv-2.C | 578 +++++++++++++++++++++ gcc/testsuite/g++.target/riscv/rvv/base/vor_vv-3.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vor_vv_mu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_mu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_mu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tum-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tum-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tum-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tumu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tumu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vor_vv_tumu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vrem_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vrem_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vrem_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vrem_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vrem_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vremu_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vremu_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vremu_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vremu_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsll_vv-1.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsll_vv-2.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsll_vv-3.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_mu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_mu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_mu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tum-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tum-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tum-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tumu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tumu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsll_vv_tumu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsra_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vsra_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vsra_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vsra_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsra_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv-1.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vsrl_vv-2.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vsrl_vv-3.C | 314 +++++++++++ .../g++.target/riscv/rvv/base/vsrl_vv_mu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_mu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_mu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tum-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tum-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tum-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tumu-1.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tumu-2.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsrl_vv_tumu-3.C | 160 ++++++ .../g++.target/riscv/rvv/base/vsub_vv-1.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsub_vv-2.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsub_vv-3.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_mu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_mu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_mu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tum-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tum-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tum-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tumu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tumu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vsub_vv_tumu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv-1.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vxor_vv-2.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vxor_vv-3.C | 578 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_mu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_mu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_mu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tu-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tum-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tum-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tum-3.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tumu-1.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tumu-2.C | 292 +++++++++++ .../g++.target/riscv/rvv/base/vxor_vv_tumu-3.C | 292 +++++++++++ .../riscv/rvv/base/binop_vv_constraint-1.c | 132 +++++ .../gcc.target/riscv/rvv/base/vadd_vv-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_m-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_m-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_m-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_mu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_mu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_mu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tum-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tum-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tum-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tumu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tumu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vadd_vv_tumu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_m-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_m-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_m-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_mu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_mu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_mu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tum-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tum-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tum-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tumu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tumu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vand_vv_tumu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vdiv_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdiv_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vdivu_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmax_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmaxu_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vmin_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vminu_vv_tumu-3.c | 160 ++++++ gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv-1.c | 292 +++++++++++ gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv-2.c | 292 +++++++++++ gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_m-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_m-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_m-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_mu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_mu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_mu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tum-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tum-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tum-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tumu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tumu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vor_vv_tumu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vrem_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vrem_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vremu_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsll_vv-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_m-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_m-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_m-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_mu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_mu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_mu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tum-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tum-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tum-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tumu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tumu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsll_vv_tumu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsra_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsra_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_m-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_m-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_m-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_mu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_mu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_mu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tum-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tum-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tum-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tumu-1.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tumu-2.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsrl_vv_tumu-3.c | 160 ++++++ .../gcc.target/riscv/rvv/base/vsub_vv-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_m-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_m-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_m-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_mu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_mu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_mu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tum-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tum-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tum-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tumu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tumu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vsub_vv_tumu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_m-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_m-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_m-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_mu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_mu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_mu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tu-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tum-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tum-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tum-3.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tumu-1.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tumu-2.c | 292 +++++++++++ .../gcc.target/riscv/rvv/base/vxor_vv_tumu-3.c | 292 +++++++++++ 542 files changed, 120937 insertions(+), 8 deletions(-) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vadd_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vand_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdiv_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vdivu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmax_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmaxu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmin_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vminu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vor_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vrem_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vremu_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsll_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsra_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsrl_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsub_vv_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vxor_vv_tumu-3.C create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/binop_vv_constraint-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vadd_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vand_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdiv_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vdivu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmax_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmaxu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmin_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vminu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vor_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vrem_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vremu_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsll_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsra_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsrl_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsub_vv_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vxor_vv_tumu-3.c