This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 064a2d53a38 RISC-V: Add vsadd.vx C++ overloaded API tests new 99fa5d94c41 RISC-V: Add vsext/vzext C/C++ intrinsic support new a2da134248b RISC-V: Add vzext.vf8 C API tests new 1d66166b0f7 RISC-V: Add vzext.vf4 C API tests new 91d0120e389 RISC-V: Add vzext.vf2 C API tests new decfa1d5bc5 RISC-V: Add vsext.vf8 C API tests new 42666defc0d RISC-V: Add vsext.vf4 C API tests new 7d2c4a6f07e RISC-V: Add vsext.vf2 C API tests new 00c93929571 RISC-V: Add vsext constraint tests new 221f26c9624 RISC-V: Add vzext.vf8 C++ API tests new 522d385831b RISC-V: Add vzext.vf4 C++ API tests new 921f11c8cc2 RISC-V: Add vzext.vf2 C++ API tests new 74595dd5181 RISC-V: Add vsext C++ API tests
The 12 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/iterators.md | 4 +- gcc/config/riscv/riscv-vector-builtins-bases.cc | 25 +++ gcc/config/riscv/riscv-vector-builtins-bases.h | 2 + .../riscv/riscv-vector-builtins-functions.def | 6 + gcc/config/riscv/riscv-vector-builtins-shapes.cc | 21 +- gcc/config/riscv/riscv-vector-builtins-types.def | 104 ++++++++++ gcc/config/riscv/riscv-vector-builtins.cc | 131 ++++++++++++- gcc/config/riscv/riscv-vector-builtins.h | 3 + gcc/config/riscv/vector-iterators.md | 39 ++++ gcc/config/riscv/vector.md | 80 +++++++- .../g++.target/riscv/rvv/base/vsext_vf2-1.C | 216 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2-2.C | 216 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2-3.C | 216 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_mu-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_mu-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_mu-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tu-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tu-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tu-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tum-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tum-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tum-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tumu-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tumu-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf2_tumu-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vsext_vf4-1.C | 132 +++++++++++++ .../g++.target/riscv/rvv/base/vsext_vf4-2.C | 132 +++++++++++++ .../g++.target/riscv/rvv/base/vsext_vf4-3.C | 132 +++++++++++++ .../g++.target/riscv/rvv/base/vsext_vf4_mu-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_mu-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_mu-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tu-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tu-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tu-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tum-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tum-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tum-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tumu-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tumu-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf4_tumu-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vsext_vf8-1.C | 62 ++++++ .../g++.target/riscv/rvv/base/vsext_vf8-2.C | 62 ++++++ .../g++.target/riscv/rvv/base/vsext_vf8-3.C | 62 ++++++ .../g++.target/riscv/rvv/base/vsext_vf8_mu-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_mu-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_mu-3.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tu-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tu-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tu-3.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tum-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tum-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tum-3.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tumu-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tumu-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vsext_vf8_tumu-3.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf2-1.C | 216 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2-2.C | 216 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2-3.C | 216 +++++++++++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_mu-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_mu-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_mu-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tu-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tu-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tu-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tum-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tum-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tum-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tumu-1.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tumu-2.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf2_tumu-3.C | 111 +++++++++++ .../g++.target/riscv/rvv/base/vzext_vf4-1.C | 132 +++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf4-2.C | 132 +++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf4-3.C | 132 +++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf4_mu-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_mu-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_mu-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tu-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tu-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tu-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tum-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tum-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tum-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tumu-1.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tumu-2.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf4_tumu-3.C | 69 +++++++ .../g++.target/riscv/rvv/base/vzext_vf8-1.C | 62 ++++++ .../g++.target/riscv/rvv/base/vzext_vf8-2.C | 62 ++++++ .../g++.target/riscv/rvv/base/vzext_vf8-3.C | 62 ++++++ .../g++.target/riscv/rvv/base/vzext_vf8_mu-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_mu-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_mu-3.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tu-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tu-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tu-3.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tum-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tum-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tum-3.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C | 34 ++++ .../g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C | 34 ++++ .../riscv/rvv/base/unop_v_constraint-2.c | 132 +++++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_m-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_m-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_m-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf4-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_m-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_m-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_m-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_mu-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_mu-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_mu-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tu-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tu-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tu-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tum-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tum-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tum-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tumu-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tumu-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf4_tumu-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vsext_vf8-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_m-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_m-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_m-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_mu-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_mu-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_mu-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tu-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tu-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tu-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tum-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tum-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tum-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tumu-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tumu-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vsext_vf8_tumu-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf2-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_m-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_m-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_m-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c | 111 +++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf4-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_m-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_m-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_m-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_mu-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_mu-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_mu-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tu-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tu-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tu-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tum-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tum-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tum-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tumu-1.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tumu-2.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf4_tumu-3.c | 69 +++++++ .../gcc.target/riscv/rvv/base/vzext_vf8-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_m-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_m-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_m-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_mu-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_mu-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_mu-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tu-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tu-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tu-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tum-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tum-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tum-3.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tumu-1.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tumu-2.c | 34 ++++ .../gcc.target/riscv/rvv/base/vzext_vf8_tumu-3.c | 34 ++++ 209 files changed, 15833 insertions(+), 14 deletions(-) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf2_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf4_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsext_vf8_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf2_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf4_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/unop_v_constraint-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf4_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf8_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf4_tumu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf8_tumu-3.c