[Tcwg-commits] [toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk-code_vect-cpu2017rate/gnu-arm-master-O3_LTO updated (931ed2bbd1 -> 2a7562aa6a)

3 Jul 2023


      This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk-code_vect-cpu2017rate/gnu-arm-master-O3_LTO
in repository toolchain/ci/base-artifacts.
from  931ed2bbd1 onsuccess: #36: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...]
       new  2a7562aa6a onsuccess: #38: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...]
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 01-reset_artifacts/console.log.xz                  |    Bin 2364 -> 2180 bytes
 02-prepare_abe/console.log.xz                      |    Bin 2652 -> 2596 bytes
 03-build_abe-binutils/console.log.xz               |    Bin 27180 -> 27052 bytes
 03-build_abe-binutils/make-binutils.log.xz         |    Bin 17644 -> 17716 bytes
 04-build_abe-stage1/console.log.xz                 |    Bin 91688 -> 94960 bytes
 04-build_abe-stage1/make-gcc-stage1.log.xz         |    Bin 71772 -> 71880 bytes
 06-build_abe-linux/console.log.xz                  |    Bin 8608 -> 8560 bytes
 07-build_abe-glibc/console.log.xz                  |    Bin 234724 -> 234340 bytes
 07-build_abe-glibc/make-glibc.log.xz               |    Bin 186060 -> 185944 bytes
 08-build_abe-stage2/console.log.xz                 |    Bin 213688 -> 214752 bytes
 08-build_abe-stage2/make-gcc-stage2.log.xz         |    Bin 181252 -> 181528 bytes
 09-benchmark/benchmark-build.log                   |    149 +-
 09-benchmark/benchmark.log                         |    147 +-
 09-benchmark/console.log.xz                        |    Bin 4084 -> 6396 bytes
 10-check_regression/bmk-specific-variability.csv   |      2 +-
 10-check_regression/console.log.xz                 |    Bin 2288 -> 3316 bytes
 annex/bmk-data/csv_results/md5sum.csv              |      1 +
 annex/bmk-data/csv_results/perf.csv                |      1 +
 annex/bmk-data/csv_results/results.csv             |      1 +
 annex/bmk-data/csv_results/size.csv                |      1 +
 annex/bmk-data/csv_results/sve.csv                 |      1 +
 annex/bmk-data/csv_results/vect.csv                |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.10       |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.14       |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.16       |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.18       |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.2        |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.20       |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.21       |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.4        |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.5        |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.7        |      1 +
 .../CPU2017.parallel.fprate.train.cfg.run.8        |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.10       |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.14       |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.16       |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.18       |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.2        |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.20       |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.21       |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.4        |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.5        |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.7        |      1 +
 .../CPU2017.parallel.fprate.train.csv.run.8        |      1 +
 ...CPU2017.parallel.fprate.train.flags.html.run.10 |      1 +
 ...CPU2017.parallel.fprate.train.flags.html.run.14 |      1 +
 ...CPU2017.parallel.fprate.train.flags.html.run.16 |      1 +
 ...CPU2017.parallel.fprate.train.flags.html.run.18 |      1 +
 .../CPU2017.parallel.fprate.train.flags.html.run.2 |      1 +
 ...CPU2017.parallel.fprate.train.flags.html.run.20 |      1 +
 ...CPU2017.parallel.fprate.train.flags.html.run.21 |      1 +
 .../CPU2017.parallel.fprate.train.flags.html.run.4 |      1 +
 .../CPU2017.parallel.fprate.train.flags.html.run.5 |      1 +
 .../CPU2017.parallel.fprate.train.flags.html.run.7 |      1 +
 .../CPU2017.parallel.fprate.train.flags.html.run.8 |      1 +
 .../CPU2017.parallel.fprate.train.html.run.10      |      1 +
 .../CPU2017.parallel.fprate.train.html.run.14      |      1 +
 .../CPU2017.parallel.fprate.train.html.run.16      |      1 +
 .../CPU2017.parallel.fprate.train.html.run.18      |      1 +
 .../CPU2017.parallel.fprate.train.html.run.2       |      1 +
 .../CPU2017.parallel.fprate.train.html.run.20      |      1 +
 .../CPU2017.parallel.fprate.train.html.run.21      |      1 +
 .../CPU2017.parallel.fprate.train.html.run.4       |      1 +
 .../CPU2017.parallel.fprate.train.html.run.5       |      1 +
 .../CPU2017.parallel.fprate.train.html.run.7       |      1 +
 .../CPU2017.parallel.fprate.train.html.run.8       |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.10  |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.14  |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.16  |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.18  |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.2   |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.20  |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.21  |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.4   |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.5   |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.7   |      1 +
 .../CPU2017.parallel.fprate.train.orig.cfg.run.8   |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.10       |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.14       |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.16       |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.18       |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.2        |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.20       |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.21       |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.4        |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.5        |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.7        |      1 +
 .../CPU2017.parallel.fprate.train.pdf.run.8        |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.10       |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.14       |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.16       |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.18       |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.2        |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.20       |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.21       |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.4        |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.5        |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.7        |      1 +
 .../CPU2017.parallel.fprate.train.rsf.run.8        |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.10       |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.14       |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.16       |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.18       |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.2        |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.20       |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.21       |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.4        |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.5        |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.7        |      1 +
 .../CPU2017.parallel.fprate.train.txt.run.8        |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.0       |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.12      |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.15      |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.17      |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.19      |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.22      |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.3       |      1 +
 .../CPU2017.parallel.intrate.train.cfg.run.9       |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.0       |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.12      |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.15      |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.17      |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.19      |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.22      |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.3       |      1 +
 .../CPU2017.parallel.intrate.train.csv.run.9       |      1 +
 ...CPU2017.parallel.intrate.train.flags.html.run.0 |      1 +
 ...PU2017.parallel.intrate.train.flags.html.run.12 |      1 +
 ...PU2017.parallel.intrate.train.flags.html.run.15 |      1 +
 ...PU2017.parallel.intrate.train.flags.html.run.17 |      1 +
 ...PU2017.parallel.intrate.train.flags.html.run.19 |      1 +
 ...PU2017.parallel.intrate.train.flags.html.run.22 |      1 +
 ...CPU2017.parallel.intrate.train.flags.html.run.3 |      1 +
 ...CPU2017.parallel.intrate.train.flags.html.run.9 |      1 +
 .../CPU2017.parallel.intrate.train.html.run.0      |      1 +
 .../CPU2017.parallel.intrate.train.html.run.12     |      1 +
 .../CPU2017.parallel.intrate.train.html.run.15     |      1 +
 .../CPU2017.parallel.intrate.train.html.run.17     |      1 +
 .../CPU2017.parallel.intrate.train.html.run.19     |      1 +
 .../CPU2017.parallel.intrate.train.html.run.22     |      1 +
 .../CPU2017.parallel.intrate.train.html.run.3      |      1 +
 .../CPU2017.parallel.intrate.train.html.run.9      |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.0  |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.12 |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.15 |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.17 |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.19 |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.22 |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.3  |      1 +
 .../CPU2017.parallel.intrate.train.orig.cfg.run.9  |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.0       |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.12      |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.15      |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.17      |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.19      |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.22      |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.3       |      1 +
 .../CPU2017.parallel.intrate.train.pdf.run.9       |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.0       |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.12      |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.15      |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.17      |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.19      |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.22      |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.3       |      1 +
 .../CPU2017.parallel.intrate.train.rsf.run.9       |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.0       |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.12      |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.15      |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.17      |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.19      |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.22      |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.3       |      1 +
 .../CPU2017.parallel.intrate.train.txt.run.9       |      1 +
 .../CPU2017.parallel.log.build.0                   |      1 +
 .../CPU2017.parallel.log.build.1                   |      1 +
 .../CPU2017.parallel.log.build.10                  |      1 +
 .../CPU2017.parallel.log.build.11                  |      1 +
 .../CPU2017.parallel.log.build.12                  |      1 +
 .../CPU2017.parallel.log.build.13                  |      1 +
 .../CPU2017.parallel.log.build.14                  |      1 +
 .../CPU2017.parallel.log.build.15                  |      1 +
 .../CPU2017.parallel.log.build.16                  |      1 +
 .../CPU2017.parallel.log.build.17                  |      1 +
 .../CPU2017.parallel.log.build.18                  |      1 +
 .../CPU2017.parallel.log.build.19                  |      1 +
 .../CPU2017.parallel.log.build.2                   |      1 +
 .../CPU2017.parallel.log.build.20                  |      1 +
 .../CPU2017.parallel.log.build.21                  |      1 +
 .../CPU2017.parallel.log.build.22                  |      1 +
 .../CPU2017.parallel.log.build.3                   |      1 +
 .../CPU2017.parallel.log.build.4                   |      1 +
 .../CPU2017.parallel.log.build.5                   |      1 +
 .../CPU2017.parallel.log.build.6                   |      1 +
 .../CPU2017.parallel.log.build.7                   |      1 +
 .../CPU2017.parallel.log.build.8                   |      1 +
 .../CPU2017.parallel.log.build.9                   |      1 +
 .../CPU2017.parallel.log.debug.build.1             |      1 +
 .../CPU2017.parallel.log.debug.build.11            |      1 +
 .../CPU2017.parallel.log.debug.build.13            |      1 +
 .../CPU2017.parallel.log.debug.build.6             |      1 +
 .../CPU2017.parallel.log.debug.run.1               |      1 +
 .../CPU2017.parallel.log.debug.run.11              |      1 +
 .../CPU2017.parallel.log.debug.run.13              |      1 +
 .../CPU2017.parallel.log.debug.run.6               |      1 +
 .../CPU2017.parallel.log.run.0                     |      1 +
 .../CPU2017.parallel.log.run.1                     |      1 +
 .../CPU2017.parallel.log.run.10                    |      1 +
 .../CPU2017.parallel.log.run.11                    |      1 +
 .../CPU2017.parallel.log.run.12                    |      1 +
 .../CPU2017.parallel.log.run.13                    |      1 +
 .../CPU2017.parallel.log.run.14                    |      1 +
 .../CPU2017.parallel.log.run.15                    |      1 +
 .../CPU2017.parallel.log.run.16                    |      1 +
 .../CPU2017.parallel.log.run.17                    |      1 +
 .../CPU2017.parallel.log.run.18                    |      1 +
 .../CPU2017.parallel.log.run.19                    |      1 +
 .../CPU2017.parallel.log.run.2                     |      1 +
 .../CPU2017.parallel.log.run.20                    |      1 +
 .../CPU2017.parallel.log.run.21                    |      1 +
 .../CPU2017.parallel.log.run.22                    |      1 +
 .../CPU2017.parallel.log.run.3                     |      1 +
 .../CPU2017.parallel.log.run.4                     |      1 +
 .../CPU2017.parallel.log.run.5                     |      1 +
 .../CPU2017.parallel.log.run.6                     |      1 +
 .../CPU2017.parallel.log.run.7                     |      1 +
 .../CPU2017.parallel.log.run.8                     |      1 +
 .../CPU2017.parallel.log.run.9                     |      1 +
 .../kallsyms                                       | 157225 +++++++++
 .../4d9dd21047dcf3841556fced66f6f5f72c02e940/elf   |    Bin 0 -> 12160896 bytes
 .../probes                                         |      0
 .../a816d8a69e0d117ef5d6e393a1a55daa26a2d25f/elf   |    Bin 0 -> 2864516 bytes
 .../probes                                         |      0
 .../7bb52a24e44b72cc1eeb2159d331f5d26891d022/elf   |    Bin 0 -> 4764788 bytes
 .../probes                                         |      0
 .../51f73e8120d2055793ce2b4e84bda4989a5d6686/elf   |    Bin 0 -> 1429720 bytes
 .../probes                                         |      0
 .../5f1ab3576220f68fcbcec8f03250c0c691496fb9/elf   |    Bin 19961358 -> 18929832 bytes
 .../probes                                         |      0
 .../b3d81ef78d0a65f4f1743dcf51af3949fc6bf49b/elf   |    Bin 0 -> 2614704 bytes
 .../probes                                         |      0
 .../df18c4da85e46ef5bb5c0f106c6b90455fb3cdc9/elf   |    Bin 19961182 -> 21736548 bytes
 .../probes                                         |      0
 .../d4d90043a864f5299ee830b80e9653d53f4fa8e1/elf   |    Bin 0 -> 655696 bytes
 .../probes                                         |      0
 .../44a3ba4908186c92076fa2ece200bfa3951e30dd/elf   |    Bin 0 -> 4132616 bytes
 .../probes                                         |      0
 .../4f432be7d310edbc23a92a7ba8f5b63333250433/elf   |    Bin 0 -> 130728 bytes
 .../probes                                         |      0
 .../f4b47c75792ab8391467f302d23496a6cfeccfb9/elf   |    Bin 0 -> 1626652 bytes
 .../probes                                         |      0
 .../02ff8864782fdcbab47874825c9e1d182f31c8ab/elf   |    Bin 0 -> 125384 bytes
 .../probes                                         |      0
 .../e7b6fe19c81e2ee922b1bf59cac3810db0910494/elf   |    Bin 0 -> 116668 bytes
 .../probes                                         |      0
 .../46763987973a37f26e939e511b980f86aca55343/elf   |    Bin 0 -> 167760 bytes
 .../probes                                         |      0
 .../4e85d3c0e60048d6f152d35be09241ccf62597d0/elf   |    Bin 0 -> 38580 bytes
 .../probes                                         |      0
 .../d600bbb4e611bde0b7dc93c6861da784569bad35/elf   |    Bin 0 -> 424928 bytes
 .../probes                                         |      0
 .../dc840ab7b89fc4a063e95d3e14954ad9bb0d55b6/elf   |    Bin 0 -> 905128 bytes
 .../probes                                         |      0
 .../83bbea49cf35c0dab3dafb1be500abce5e898721/elf   |    Bin 0 -> 163140 bytes
 .../probes                                         |      0
 .../c45fd9993271f1594aace05a56a74a6567b95fd6/elf   |    Bin 0 -> 53472 bytes
 .../probes                                         |      0
 .../2cfd961d80e225f3bd5aac87087e68535adf616b/elf   |    Bin 0 -> 5080528 bytes
 .../probes                                         |      0
 .../614f2f0e5f80980aa3c8bb39f5692a42eec8611b/elf   |    Bin 0 -> 924500 bytes
 .../probes                                         |      0
 .../a96556d356888cf64a9ffd0b0bfa72faa5cb9c29/elf   |    Bin 0 -> 1238324 bytes
 .../probes                                         |      0
 .../78f4c6c95b03c0868253ed6f5c35412cb8383717/elf   |    Bin 0 -> 21756 bytes
 .../probes                                         |      0
 .../c7717b2c6e19e82e890222d70e7733f604772466/elf   |    Bin 0 -> 2020136 bytes
 .../probes                                         |      0
 .../perf.parallel.data/500.perlbench_r.data        |      1 +
 .../perf.parallel.data/503.bwaves_r.data           |      1 +
 .../perf.parallel.data/505.mcf_r.data              |      1 +
 .../perf.parallel.data/507.cactuBSSN_r.data        |      1 +
 .../perf.parallel.data/508.namd_r.data             |      1 +
 .../perf.parallel.data/511.povray_r.data           |      1 +
 .../perf.parallel.data/519.lbm_r.data              |      1 +
 .../perf.parallel.data/520.omnetpp_r.data          |      1 +
 .../perf.parallel.data/521.wrf_r.data              |      1 +
 .../perf.parallel.data/525.x264_r.data             |      1 +
 .../perf.parallel.data/527.cam4_r.data             |      1 +
 .../perf.parallel.data/531.deepsjeng_r.data        |      1 +
 .../perf.parallel.data/538.imagick_r.data          |      1 +
 .../perf.parallel.data/541.leela_r.data            |      1 +
 .../perf.parallel.data/544.nab_r.data              |      1 +
 .../perf.parallel.data/548.exchange2_r.data        |      1 +
 .../perf.parallel.data/549.fotonik3d_r.data        |      1 +
 .../perf.parallel.data/554.roms_r.data             |      1 +
 .../perf.parallel.data/557.xz_r.data               |      1 +
 .../save.parallel.temps/500.perlbench_r.tar.xz     |      1 +
 .../save.parallel.temps/502.gcc_r.tar.xz           |      1 +
 .../save.parallel.temps/503.bwaves_r.tar.xz        |      1 +
 .../save.parallel.temps/505.mcf_r.tar.xz           |      1 +
 .../save.parallel.temps/507.cactuBSSN_r.tar.xz     |      1 +
 .../save.parallel.temps/508.namd_r.tar.xz          |      1 +
 .../save.parallel.temps/510.parest_r.tar.xz        |      1 +
 .../save.parallel.temps/511.povray_r.tar.xz        |      1 +
 .../save.parallel.temps/519.lbm_r.tar.xz           |      1 +
 .../save.parallel.temps/520.omnetpp_r.tar.xz       |      1 +
 .../save.parallel.temps/521.wrf_r.tar.xz           |      1 +
 .../save.parallel.temps/523.xalancbmk_r.tar.xz     |      1 +
 .../save.parallel.temps/525.x264_r.tar.xz          |      1 +
 .../save.parallel.temps/526.blender_r.tar.xz       |      1 +
 .../save.parallel.temps/527.cam4_r.tar.xz          |      1 +
 .../save.parallel.temps/531.deepsjeng_r.tar.xz     |      1 +
 .../save.parallel.temps/538.imagick_r.tar.xz       |      1 +
 .../save.parallel.temps/541.leela_r.tar.xz         |      1 +
 .../save.parallel.temps/544.nab_r.tar.xz           |      1 +
 .../save.parallel.temps/548.exchange2_r.tar.xz     |      1 +
 .../save.parallel.temps/549.fotonik3d_r.tar.xz     |      1 +
 .../save.parallel.temps/554.roms_r.tar.xz          |      1 +
 .../save.parallel.temps/557.xz_r.tar.xz            |      1 +
 git/binutils_rev                                   |      2 +-
 git/gcc_rev                                        |      2 +-
 git/glibc_rev                                      |      2 +-
 git/linux_rev                                      |      2 +-
 jenkins/build-name                                 |      2 +-
 jenkins/rewrite.log                                |      8 +
 jenkins/run-build.env                              |     15 +
 manifest.sh                                        |     46 +-
 notify/check-regression-status.txt                 |      1 -
 results                                            |      1 +
 results-vs-prev/compare-results-internal.csv       |     58 +-
 results-vs-prev/csv-results-0/md5sum.csv           |     20 -
 results-vs-prev/csv-results-0/perf.csv             |     64 -
 results-vs-prev/csv-results-0/size.csv             | 315274 -----------------
 results-vs-prev/csv-results-0/sve.csv              |   6195 -
 results-vs-prev/csv-results-0/vect.csv             |    305 -
 results-vs-prev/csv-results-1/md5sum.csv           |     20 -
 results-vs-prev/csv-results-1/perf.csv             |     66 -
 results-vs-prev/csv-results-1/size.csv             | 315279 ------------------
 results-vs-prev/csv-results-1/sve.csv              |   6200 -
 results-vs-prev/csv-results-1/vect.csv             |    305 -
 results-vs-prev/csvs2table-results-brief.csv       |     48 +-
 results-vs-prev/csvs2table-results-full.csv        |    138 +-
 results-vs-prev/csvs2table-results-internal.csv    |     58 +-
 results-vs-prev/csvs2table-results.csv             |     58 +-
 results-vs-prev/results-internal.csv               |     58 +-
 results-vs-prev/tcwg-benchmark-results.log         |   2622 +-
 results_id                                         |      2 +-
 347 files changed, 159108 insertions(+), 645520 deletions(-)
 create mode 120000 annex/bmk-data/csv_results/md5sum.csv
 create mode 120000 annex/bmk-data/csv_results/perf.csv
 create mode 120000 annex/bmk-data/csv_results/results.csv
 create mode 120000 annex/bmk-data/csv_results/size.csv
 create mode 120000 annex/bmk-data/csv_results/sve.csv
 create mode 120000 annex/bmk-data/csv_results/vect.csv
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.0
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.1
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.10
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.11
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.12
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.13
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.14
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.15
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.16
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.17
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.18
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.19
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.2
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.20
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.21
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.22
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.3
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.4
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.5
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.6
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.7
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.8
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.9
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debu [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debu [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debu [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debu [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debug.run.1
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debu [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debu [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debug.run.6
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.0
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.1
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.10
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.11
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.12
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.13
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.14
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.15
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.16
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.17
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.18
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.19
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.2
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.20
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.21
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.22
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.3
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.4
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.5
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.6
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.7
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.8
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.9
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 rename results-vs-prev/csv-results-1/results.csv => annex/bmk-data/tcwg-bmk-sq-01. [...]
 mode change 100644 => 100755
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 rename results-vs-prev/csv-results-0/results.csv => annex/bmk-data/tcwg-bmk-sq-01. [...]
 mode change 100644 => 100755
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 100644 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/500.pe [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/503.bw [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/505.mc [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/507.ca [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/508.na [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/511.po [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/519.lb [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/520.om [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/521.wr [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/525.x2 [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/527.ca [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/531.de [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/538.im [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/541.le [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/544.na [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/548.ex [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/549.fo [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/554.ro [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/557.xz_r.data
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/500.p [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/502.g [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/503.b [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/505.m [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/507.c [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/508.n [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/510.p [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/511.p [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/519.l [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/520.o [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/521.w [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/523.x [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/525.x [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/526.b [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/527.c [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/531.d [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/538.i [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/541.l [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/544.n [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/548.e [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/549.f [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/554.r [...]
 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/557.x [...]
 create mode 100644 jenkins/rewrite.log
 create mode 100644 jenkins/run-build.env
 delete mode 100644 notify/check-regression-status.txt
 delete mode 100644 results-vs-prev/csv-results-0/md5sum.csv
 delete mode 100644 results-vs-prev/csv-results-0/perf.csv
 delete mode 100644 results-vs-prev/csv-results-0/size.csv
 delete mode 100644 results-vs-prev/csv-results-0/sve.csv
 delete mode 100644 results-vs-prev/csv-results-0/vect.csv
 delete mode 100644 results-vs-prev/csv-results-1/md5sum.csv
 delete mode 100644 results-vs-prev/csv-results-1/perf.csv
 delete mode 100644 results-vs-prev/csv-results-1/size.csv
 delete mode 100644 results-vs-prev/csv-results-1/sve.csv
 delete mode 100644 results-vs-prev/csv-results-1/vect.csv
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk-code_vect-cpu2017rate/gnu-arm-master-O3_LTO updated (931ed2bbd1 -> 2a7562aa6a)