[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO updated (e70082e9add7 -> 08d7eec06e8c)

28 Sep 2021


      This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO
in repository toolchain/ci/llvm-project.
from  e70082e9add7 Remove non-portable directory separator from test
      adds  8d9ddd4f509c DebugInfo: STN: Handle unreconstitutable types in function types
      adds  165926aa4ce9 Fix that same path separator issue again...
      adds  840afbde48e9 [PowerPC] SemaChecking for darn family of builtins
      adds  0820fbab99a1 [ORC-RT] Rename ExecutorAddress to ExecutorAddr.
      adds  661ab7031400 [AArch64][GlobalISel] Fix crash in the extend(extract_vect [...]
      adds  7890afddecff [clang-offload-bundler][docs][NFC] invalid indentation cau [...]
      adds  cd6893a5a346 [lldb] Fix target-symbols-add-unwind.test for clang 7647a841
      adds  87ab958641fa [clang-format] ensure clang-format command-line argument s [...]
      adds  9e8fff26f374 [clang-format][docs] Fix documentation of clang-format Bas [...]
      adds  9f773b17c2bc [GlobalISel][IRTranslator] Fix crash during bit-test switc [...]
      adds  03142c5f6778 [Driver] Correctly handle static C++ standard library
      adds  f3f25ffc04c0 [mlir][linalg] Fix result type in FoldSourceTensorCast
      adds  2b23db78a33c [AArch64] Rewrite ldst-unsignedimm.ll codegen test.
      adds  ea92283449f9 [SystemZ] Implement ISD::BITCAST for fp128 -> i128.
      adds  0a36c72dee61 [libcxx][pretty printers] Check GDB Python scripting support
      adds  efb284c07e97 [clang-format] Fixed an unused variable warning
      adds  3bad9616aa52 [llvm-objcopy][docs] Add missing options to the help outpu [...]
      adds  c2634fc6abe7 [Analysis] Fix issues when querying vscale attributes on f [...]
      adds  0c2a4548455c [libcxx][pretty printers] Import gdb module in gdb feature check
      adds  45617e1dd8a1 [clang-doc] Pass Record argument by const-ref. NFCI.
      adds  dade83c02a11 [X86][SLM] Fix ADDQ/SUBQ/CMPEQQ throughput to account for  [...]
      adds  7d39a8a92122 [RISCV] (1/2) Add the tail policy argument to builtins/int [...]
      adds  7afa61e71877 [RISCV] (2/2) Add the tail policy argument to builtins/int [...]
      adds  5efafc3e65c5 Revert "[libcxx][pretty printers] Import gdb module in gdb [...]
      adds  98a95d4844ca [analyzer] Retrieve a value from list initialization of co [...]
      adds  7e46a721fc7e Reapply "[Dexter] Improve performance by evaluating expres [...]
      adds  751be2a064f1 [CodeMoverUtils] Enhance isSafeToMoveBefore() when moving BBs
      adds  3f89e339bb18 [mlir] add pad_tensor(tensor.cast) -> pad_tensor canonicalizer
      adds  4a57f5d1e1c5 [MLIR] PresburgerSet: support divisions in operations
      adds  9c30beaeb228 [NFC] Mark LI.getLoopsInPreorder and LI.getLoopsInReverseS [...]
      adds  7863cc6c1c9e [LiveIntervals] Fix repairOldRegInRange for simple def cases
      adds  e4e95f14f15a [LiveIntervals] Repair live intervals that gain subranges
      adds  a6daf99228bc [lldb] [Host] Refactor Socket::DecodeHostAndPort() to use  [...]
      adds  c1af84ceaf4f Revert "[lldb] [Host] Refactor Socket::DecodeHostAndPort() [...]
      adds  3593ae4312f6 [flang][fir] Add support to mangle/deconstruct namelist gr [...]
      adds  8e4f7b749c2c [Analysis] Fix another issue when querying vscale attribut [...]
      adds  5f1c8d8a432d [lldb] [Host] Refactor Socket::DecodeHostAndPort() to use  [...]
      adds  ce21ab23b755 [SystemZ] NFC: Remove unused intrinsic template arg 'name'
      adds  626e2a6c6236 [compiler-rt] Use portable "#!/usr/bin/env bash" shebang f [...]
      adds  df56fc6ebbee Revert "[DSE] Track earliest escape, use for loads in isRe [...]
      adds  ad890aa2327f tsan: add a test for flushing memory
      adds  4604695d7c20 Revert "[JumpThreading] Ignore free instructions"
      adds  124fcd7e9d2b tsan: add a stress test
      adds  3c5500907b10 Revert "[InstCombine] fold cast of right-shift if high bit [...]
      adds  1376ae909431 [TargetLibraryInfo][AMDGPU] Minor cleanup, NFC
      adds  6dda6c49ce4b [llvm-objcopy][NFC] Add a helper method RelocationSectionB [...]
      adds  c597594461bb [Transforms/Utils] Remove redundant declaration computeSyn [...]
      adds  1295694364d0 [libc++][NFC] Add missing link to a ranges review
      adds  638a4147fc64 [InstCombine] add tests for lshr-trunc-lshr; NFC
      adds  09e71c367af3 [x86] convert logic-of-FP-compares to FP logic-of-vector-compares
      adds  f881776175e9 [libc++] Require a C++20 capable compiler.
      adds  d8fc9f872701 [X86][SSE] combineMulToPMADDWD - replace sext(v8i16) -> ze [...]
      adds  34412cea5c24 tsan: don't use pipe2 in tests
      adds  e2546525902d [MC][NFC] Add end-of-namespace comments
      adds  6f28fb708149 Recommit "[DSE] Track earliest escape, use for loads in is [...]
      adds  3b0240e6c89d [PowerPC] Add range check for vec_genpcvm builtins
      adds  5988a3b7a091 [mlir] Linalg: ensure tile-and-pad always creates padding  [...]
      adds  082e22f3d72b [AMDGPU] Always reserve flat scratch SGPR for architected  [...]
      adds  321be24aa680 Revert "[flang][fir] Add support to mangle/deconstruct nam [...]
      adds  1e9afab87569 Re-apply "[JumpThreading] Ignore free instructions"
      adds  6e1aaf18af6c [PowerPC] Mark splat immediate instructions as rematerializable
      adds  8dd42ffc09e3 Write test for CWG1772/CWG1762/CWG1779, mark them 'done',  [...]
      adds  e4902480f1e2 Fix wrong FixIt about union in cppcoreguidelines-pro-type- [...]
      adds  3678df5ae661 [PowerPC][NFC] Add test case in preparation for codegen change
      adds  36eb6c0134af [SCCP] Regenerate bigint test checks
      adds  bdee805b3277 [ConstantFold] ConstantFoldGetElementPtr - use APInt::isNe [...]
      adds  03fb6f04f9fa [libc++] Refactor the tests for common_view to reduce duplication
      adds  77d200a54613 Add test for DR1307, which we have already implemented.
      adds  e8e2edd8ca88 Fix test from 8dd42f, capitalization in test
      adds  08d7eec06e8c Revert "Allow rematerialization of virtual reg uses"
No new revisions were added by this update.
Summary of changes:
 clang-tools-extra/clang-doc/BitcodeReader.cpp      |    49 +-
 .../cppcoreguidelines/ProTypeMemberInitCheck.cpp   |    26 +-
 .../cppcoreguidelines-pro-type-member-init.cpp     |    36 +
 clang/docs/ClangFormatStyleOptions.rst             |   182 +-
 clang/docs/ClangOffloadBundler.rst                 |     2 +
 clang/docs/tools/dump_format_style.py              |    69 +-
 clang/docs/tools/plurals.txt                       |     3 +
 clang/include/clang/Basic/riscv_vector.td          |   137 +-
 clang/lib/CodeGen/CGDebugInfo.cpp                  |     2 +-
 clang/lib/Driver/ToolChains/Fuchsia.cpp            |     7 +-
 clang/lib/Driver/ToolChains/Gnu.cpp                |     6 +-
 clang/lib/Format/QualifierAlignmentFixer.cpp       |     4 +-
 clang/lib/Sema/SemaChecking.cpp                    |    12 +
 clang/lib/StaticAnalyzer/Core/RegionStore.cpp      |    49 +-
 clang/test/Analysis/initialization.c               |    73 +-
 clang/test/Analysis/initialization.cpp             |   112 +-
 clang/test/CXX/drs/dr13xx.cpp                      |    14 +-
 clang/test/CXX/drs/dr177x.cpp                      |    78 +
 clang/test/CXX/drs/dr17xx.cpp                      |     9 +
 .../RISCV/rvv-intrinsics-overloaded/vaadd.c        |   440 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vadd.c |   704 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vand.c |   440 +-
 .../RISCV/rvv-intrinsics-overloaded/vasub.c        |   440 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vdiv.c |   440 +-
 .../RISCV/rvv-intrinsics-overloaded/vfabs.c        |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfadd.c        |   272 +-
 .../RISCV/rvv-intrinsics-overloaded/vfcvt.c        |   270 +-
 .../RISCV/rvv-intrinsics-overloaded/vfdiv.c        |    90 +-
 .../RISCV/rvv-intrinsics-overloaded/vfmax.c        |    90 +-
 .../RISCV/rvv-intrinsics-overloaded/vfmin.c        |    90 +-
 .../RISCV/rvv-intrinsics-overloaded/vfmul.c        |    90 +-
 .../RISCV/rvv-intrinsics-overloaded/vfncvt.c       |   260 +-
 .../RISCV/rvv-intrinsics-overloaded/vfneg.c        |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfrdiv.c       |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfrec7.c       |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfrsqrt7.c     |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfrsub.c       |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfsgnj.c       |   270 +-
 .../RISCV/rvv-intrinsics-overloaded/vfslide1down.c |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfslide1up.c   |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfsqrt.c       |    45 +-
 .../RISCV/rvv-intrinsics-overloaded/vfsub.c        |    90 +-
 .../RISCV/rvv-intrinsics-overloaded/vfwadd.c       |    80 +-
 .../RISCV/rvv-intrinsics-overloaded/vfwcvt.c       |   190 +-
 .../RISCV/rvv-intrinsics-overloaded/vfwmul.c       |    40 +-
 .../RISCV/rvv-intrinsics-overloaded/vfwsub.c       |    80 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vle.c  |   265 +-
 .../RISCV/rvv-intrinsics-overloaded/vloxei.c       |   955 +-
 .../RISCV/rvv-intrinsics-overloaded/vloxseg.c      | 21697 +++++----
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vlse.c |   265 +-
 .../RISCV/rvv-intrinsics-overloaded/vlseg.c        |  5186 +--
 .../RISCV/rvv-intrinsics-overloaded/vlsegff.c      |  5776 +--
 .../RISCV/rvv-intrinsics-overloaded/vlsseg.c       |  2072 +-
 .../RISCV/rvv-intrinsics-overloaded/vluxei.c       |   955 +-
 .../RISCV/rvv-intrinsics-overloaded/vluxseg.c      | 21697 +++++----
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmax.c |   440 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmin.c |   440 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmul.c |  1100 +-
 .../RISCV/rvv-intrinsics-overloaded/vnclip.c       |   300 +-
 .../RISCV/rvv-intrinsics-overloaded/vncvt.c        |   150 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vneg.c |   110 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vnot.c |   220 +-
 .../RISCV/rvv-intrinsics-overloaded/vnsra.c        |   150 +-
 .../RISCV/rvv-intrinsics-overloaded/vnsrl.c        |   150 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vor.c  |   440 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vrem.c |   440 +-
 .../RISCV/rvv-intrinsics-overloaded/vrgather.c     |   785 +-
 .../RISCV/rvv-intrinsics-overloaded/vrsub.c        |   220 +-
 .../RISCV/rvv-intrinsics-overloaded/vsadd.c        |   440 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vse.c  |   447 +-
 .../RISCV/rvv-intrinsics-overloaded/vsext.c        |   140 +-
 .../RISCV/rvv-intrinsics-overloaded/vslide1down.c  |   220 +-
 .../RISCV/rvv-intrinsics-overloaded/vslide1up.c    |   220 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsll.c |   440 +-
 .../RISCV/rvv-intrinsics-overloaded/vsmul.c        |   220 +-
 .../RISCV/rvv-intrinsics-overloaded/vsoxei.c       |  2095 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsra.c |   220 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsrl.c |   220 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsse.c |   547 +-
 .../RISCV/rvv-intrinsics-overloaded/vssra.c        |   220 +-
 .../RISCV/rvv-intrinsics-overloaded/vssrl.c        |   220 +-
 .../RISCV/rvv-intrinsics-overloaded/vssub.c        |   440 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsub.c |   440 +-
 .../RISCV/rvv-intrinsics-overloaded/vsuxei.c       |  2095 +-
 .../RISCV/rvv-intrinsics-overloaded/vwadd.c        |   600 +-
 .../RISCV/rvv-intrinsics-overloaded/vwcvt.c        |   150 +-
 .../RISCV/rvv-intrinsics-overloaded/vwmul.c        |   450 +-
 .../RISCV/rvv-intrinsics-overloaded/vwsub.c        |   600 +-
 .../CodeGen/RISCV/rvv-intrinsics-overloaded/vxor.c |   440 +-
 .../RISCV/rvv-intrinsics-overloaded/vzext.c        |   140 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vaadd.c    |  1259 +-
 .../CodeGen/RISCV/rvv-intrinsics/vadd-policy.c     |    44 +
 clang/test/CodeGen/RISCV/rvv-intrinsics/vadd.c     |   973 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vand.c     |  1147 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vasub.c    |  1259 +-
 .../test/CodeGen/RISCV/rvv-intrinsics/vcompress.c  |   108 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vdiv.c     |  1147 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfabs.c    |   153 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfadd.c    |   331 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfcvt.c    |  2293 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfdiv.c    |   588 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfmax.c    |   588 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfmin.c    |   523 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfmul.c    |   523 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfmv.c     |   346 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfncvt.c   |  2067 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfneg.c    |   262 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfrdiv.c   |   291 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfrec7.c   |   262 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfrsqrt7.c |   289 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfrsub.c   |   291 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfsgnj.c   |  1881 +-
 .../CodeGen/RISCV/rvv-intrinsics/vfslide1down.c    |   262 +-
 .../test/CodeGen/RISCV/rvv-intrinsics/vfslide1up.c |   305 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfsqrt.c   |   291 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfsub.c    |   588 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfwadd.c   |   883 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfwcvt.c   |  1703 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfwmul.c   |   373 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vfwsub.c   |   883 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vle.c      |   833 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vleff.c    |  1219 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vlmul.c    |   561 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vloxei.c   |  3439 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vloxseg.c  | 43636 +++++++++++++------
 clang/test/CodeGen/RISCV/rvv-intrinsics/vlse.c     |  1032 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vlseg.c    | 31211 ++++++++-----
 clang/test/CodeGen/RISCV/rvv-intrinsics/vlsegff.c  |   804 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vlsseg.c   | 10987 +++--
 clang/test/CodeGen/RISCV/rvv-intrinsics/vluxei.c   |  3440 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vluxseg.c  | 43636 +++++++++++++------
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmax.c     |  1146 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmfeq.c    |   486 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmfge.c    |   431 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmfgt.c    |   434 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmfle.c    |   491 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmflt.c    |   486 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmfne.c    |   486 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmin.c     |  1147 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmul.c     |  2863 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vmv.c      |   163 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vnclip.c   |   873 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vncvt.c    |   272 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vneg.c     |   200 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vnot.c     |   398 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vnsra.c    |   393 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vnsrl.c    |   393 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vor.c      |  1147 +-
 .../CodeGen/RISCV/rvv-intrinsics/vreinterpret.c    |   433 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vrem.c     |  1147 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vrgather.c |  2794 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vrsub.c    |   575 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsadd.c    |  1259 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vse.c      |   243 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsetvl.c   |   251 +-
 .../test/CodeGen/RISCV/rvv-intrinsics/vsetvlmax.c  |    86 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsext.c    |   395 +-
 .../CodeGen/RISCV/rvv-intrinsics/vslide1down.c     |   663 +-
 .../test/CodeGen/RISCV/rvv-intrinsics/vslide1up.c  |   641 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsll.c     |  1147 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsmul.c    |   622 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsoxei.c   |   958 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsoxseg.c  |  8849 ++--
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsra.c     |   575 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsrl.c     |   574 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsse.c     |   242 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsseg.c    |   933 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vssra.c    |   622 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vssrl.c    |   637 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vssseg.c   |   933 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vssub.c    |  1259 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsub.c     |  1147 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsuxei.c   |   958 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vsuxseg.c  |  8849 ++--
 clang/test/CodeGen/RISCV/rvv-intrinsics/vwadd.c    |  1711 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vwcvt.c    |   330 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vwmul.c    |  1173 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vwsub.c    |  1711 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vxor.c     |  1147 +-
 clang/test/CodeGen/RISCV/rvv-intrinsics/vzext.c    |   395 +-
 clang/test/CodeGen/builtins-ppc-p10vector-error.c  |    16 +
 clang/test/CodeGen/builtins-ppc-xlcompat-darn.c    |    23 +-
 clang/test/CodeGen/builtins-ppc-xlcompat-error.c   |     8 +
 clang/test/CodeGen/builtins-ppc.c                  |    13 -
 .../debug-info-simple-template-names.cpp           |     2 +
 clang/test/Driver/fuchsia.cpp                      |     6 +-
 clang/test/Driver/linux-ld.c                       |    16 +
 clang/tools/clang-format/ClangFormat.cpp           |    21 +-
 clang/utils/TableGen/RISCVVEmitter.cpp             |    68 +-
 clang/www/cxx_dr_status.html                       |  1290 +-
 clang/www/make_cxx_dr_status                       |     2 +-
 compiler-rt/include/sanitizer/tsan_interface.h     |     3 +
 compiler-rt/lib/asan/scripts/asan_device_setup     |     2 +-
 compiler-rt/lib/gwp_asan/scripts/symbolize.sh      |     2 +-
 compiler-rt/lib/orc/elfnix_platform.cpp            |    23 +-
 compiler-rt/lib/orc/elfnix_platform.h              |    19 +-
 compiler-rt/lib/orc/executor_address.h             |   102 +-
 compiler-rt/lib/orc/macho_platform.cpp             |    31 +-
 compiler-rt/lib/orc/macho_platform.h               |    23 +-
 compiler-rt/lib/orc/simple_packed_serialization.h  |     2 +-
 .../symbolizer/scripts/ar_to_bc.sh                 |     2 +-
 .../symbolizer/scripts/build_symbolizer.sh         |     2 +-
 compiler-rt/lib/tsan/analyze_libtsan.sh            |     2 +-
 compiler-rt/lib/tsan/check_analyze.sh              |     2 +-
 compiler-rt/lib/tsan/check_cmake.sh                |     2 +-
 compiler-rt/test/tsan/flush_memory.cpp             |    35 +
 compiler-rt/test/tsan/stress.cpp                   |    78 +
 compiler-rt/test/tsan/test.h                       |     6 +-
 .../dexter/dex/command/CommandBase.py              |     3 +
 .../dex/command/commands/DexExpectProgramState.py  |    22 +-
 .../dex/command/commands/DexExpectWatchBase.py     |     8 +-
 .../dexter/dex/debugger/DebuggerBase.py            |    15 +
 .../dexter/dex/debugger/dbgeng/dbgeng.py           |    12 +-
 .../dexter/dex/debugger/lldb/LLDB.py               |    18 +-
 .../dex/debugger/visualstudio/VisualStudio.py      |    25 +-
 libcxx/CMakeLists.txt                              |     2 +-
 libcxx/benchmarks/CMakeLists.txt                   |     2 +-
 libcxx/docs/Status/RangesPaper.csv                 |     3 +-
 .../test/libcxx/gdb/gdb_pretty_printer_test.sh.cpp |     2 +-
 .../range.adaptors/range.common.view/base.pass.cpp |    56 +-
 .../range.common.view/begin.pass.cpp               |   144 +-
 .../range.common.view/ctor.default.pass.cpp        |    47 +-
 .../range.common.view/ctor.view.pass.cpp           |    61 +-
 .../range.adaptors/range.common.view/end.pass.cpp  |   136 +-
 .../range.adaptors/range.common.view/size.pass.cpp |    54 +-
 .../range.adaptors/range.common.view/types.h       |   107 +
 libcxx/utils/libcxx/test/features.py               |    34 +-
 lldb/include/lldb/Host/Socket.h                    |     6 +-
 lldb/source/Host/common/Socket.cpp                 |    62 +-
 lldb/source/Host/common/TCPSocket.cpp              |    14 +-
 lldb/source/Host/common/UDPSocket.cpp              |     7 +-
 .../SymbolFile/target-symbols-add-unwind.test      |     3 +-
 lldb/tools/lldb-server/Acceptor.cpp                |     5 +-
 lldb/unittests/Host/SocketTest.cpp                 |    75 +-
 llvm/docs/CommandGuide/llvm-objcopy.rst            |     2 +-
 llvm/include/llvm/Analysis/LoopInfo.h              |     4 +-
 llvm/include/llvm/Analysis/LoopInfoImpl.h          |     5 +-
 llvm/include/llvm/CodeGen/TargetInstrInfo.h        |    12 +-
 llvm/include/llvm/IR/IntrinsicsRISCV.td            |   152 +-
 llvm/include/llvm/IR/IntrinsicsSystemZ.td          |     8 +-
 llvm/include/llvm/LTO/SummaryBasedOptimizations.h  |     2 +
 llvm/include/llvm/MC/MCInstrDesc.h                 |     4 +-
 .../include/llvm/Transforms/Utils/CodeMoverUtils.h |     3 +-
 .../llvm/Transforms/Utils/FunctionImportUtils.h    |     3 -
 llvm/lib/Analysis/TargetLibraryInfo.cpp            |    11 +-
 llvm/lib/Analysis/ValueTracking.cpp                |     3 +-
 llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp       |    22 +-
 llvm/lib/CodeGen/LiveIntervals.cpp                 |    34 +-
 llvm/lib/CodeGen/TargetInstrInfo.cpp               |     9 +-
 llvm/lib/IR/ConstantFold.cpp                       |     4 +-
 .../AArch64/GISel/AArch64InstructionSelector.cpp   |     3 +
 llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp         |     2 +-
 llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp    |     3 +-
 llvm/lib/Target/PowerPC/PPCInstrInfo.cpp           |     2 +
 llvm/lib/Target/PowerPC/PPCInstrPrefix.td          |    22 +-
 llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h |     5 +
 llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp        |    30 +-
 llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h          |     2 +-
 llvm/lib/Target/RISCV/RISCVISelLowering.cpp        |    15 +-
 llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp       |     6 +-
 llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td    |   368 +-
 llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td |    20 +-
 llvm/lib/Target/SystemZ/SystemZISelLowering.cpp    |    29 +
 llvm/lib/Target/X86/X86ISelLowering.cpp            |    73 +-
 llvm/lib/Target/X86/X86ScheduleSLM.td              |    12 +-
 .../Transforms/InstCombine/InstCombineCasts.cpp    |     9 +-
 .../InstCombine/InstCombineSimplifyDemanded.cpp    |    20 +-
 .../lib/Transforms/Scalar/DeadStoreElimination.cpp |    17 +-
 llvm/lib/Transforms/Utils/CodeMoverUtils.cpp       |    17 +-
 .../GlobalISel/irtranslator-switch-bittest.ll      |   422 +-
 .../select-extract-vector-elt-with-extend.mir      |    15 +
 llvm/test/CodeGen/AArch64/ldst-unsignedimm.ll      |   435 +-
 llvm/test/CodeGen/AMDGPU/amdgpu-mul24-knownbits.ll |     1 +
 llvm/test/CodeGen/AMDGPU/flat-scratch-reg.ll       |    22 +
 llvm/test/CodeGen/AMDGPU/remat-sop.mir             |    60 -
 llvm/test/CodeGen/AMDGPU/twoaddr-regsequence.mir   |    24 +
 llvm/test/CodeGen/ARM/arm-shrink-wrapping-linux.ll |    28 +-
 llvm/test/CodeGen/ARM/funnel-shift-rot.ll          |    32 +-
 llvm/test/CodeGen/ARM/funnel-shift.ll              |    30 +-
 .../test/CodeGen/ARM/illegal-bitfield-loadstore.ll |    30 +-
 llvm/test/CodeGen/ARM/neon-copy.ll                 |    10 +-
 llvm/test/CodeGen/ARM/signext-inreg.ll             |     1 +
 llvm/test/CodeGen/Hexagon/isel-extload-i1.ll       |     1 +
 llvm/test/CodeGen/Mips/llvm-ir/ashr.ll             |   227 +-
 llvm/test/CodeGen/Mips/llvm-ir/lshr.ll             |   206 +-
 llvm/test/CodeGen/Mips/llvm-ir/shl.ll              |    95 +-
 llvm/test/CodeGen/Mips/llvm-ir/sub.ll              |    31 +-
 llvm/test/CodeGen/Mips/tls.ll                      |     4 +-
 llvm/test/CodeGen/PowerPC/constant-pool.ll         |     6 +-
 llvm/test/CodeGen/PowerPC/p10-spill-crun.ll        |    15 +-
 llvm/test/CodeGen/PowerPC/p10-splatImm.ll          |     2 -
 llvm/test/CodeGen/PowerPC/test-vector-insert.ll    |   305 +
 llvm/test/CodeGen/RISCV/atomic-rmw.ll              |   120 +-
 llvm/test/CodeGen/RISCV/atomic-signext.ll          |    24 +-
 llvm/test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll   |    96 +-
 llvm/test/CodeGen/RISCV/mul.ll                     |    72 +-
 llvm/test/CodeGen/RISCV/rv32i-rv64i-half.ll        |    12 +-
 llvm/test/CodeGen/RISCV/rv32zbb-zbp.ll             |   270 +-
 llvm/test/CodeGen/RISCV/rv32zbb.ll                 |    94 +-
 llvm/test/CodeGen/RISCV/rv32zbp.ll                 |   262 +-
 llvm/test/CodeGen/RISCV/rv32zbt.ll                 |   206 +-
 .../CodeGen/RISCV/rvv/common-shuffle-patterns.ll   |     2 +-
 .../RISCV/rvv/fixed-vector-strided-load-store.ll   |     5 +-
 .../CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll  |   150 +-
 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap.ll |   146 +-
 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll  |  3584 +-
 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll  |   664 +-
 .../CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll |     2 -
 .../CodeGen/RISCV/rvv/fixed-vectors-fp-shuffles.ll |     9 +-
 .../RISCV/rvv/fixed-vectors-int-shuffles.ll        |    28 +-
 .../RISCV/rvv/fixed-vectors-masked-gather.ll       |   294 +-
 llvm/test/CodeGen/RISCV/rvv/interleave-crash.ll    |     8 +-
 llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll      |   310 +-
 .../RISCV/rvv/tail-agnostic-impdef-copy.mir        |     4 +-
 llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll         |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll         |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vadd-policy.ll         |    65 +
 llvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll           |   360 +-
 llvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll           |   316 +-
 llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll         |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll         |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vdiv-rv32.ll           |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vdiv-rv64.ll           |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vdivu-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vdivu-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfadd-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv32.ll      |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv64.ll      |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv32.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv64.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv32.ll  |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv64.ll  |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv32.ll |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv64.ll |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv32.ll      |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv64.ll      |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv32.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv64.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv32.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv64.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv32.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv64.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv32.ll    |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv64.ll    |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv32.ll |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv64.ll |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv32.ll |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv64.ll |    75 +-
 .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv32.ll |    75 +-
 .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv64.ll |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv32.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv64.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv32.ll    |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv64.ll    |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll         |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll         |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrec7-rv32.ll         |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrec7-rv64.ll         |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv32.ll       |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv64.ll       |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll         |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfrsub-rv64.ll         |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll        |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll        |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll        |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll        |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll   |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll   |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll         |    60 +-
 llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv64.ll         |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfsub-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll         |    90 +-
 llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll         |    90 +-
 llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll       |   162 +-
 llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll       |   162 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv32.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv64.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv32.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv64.ll     |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv32.ll    |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv64.ll    |    75 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv32.ll |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv64.ll |    45 +-
 .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv32.ll |    45 +-
 .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv64.ll |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv32.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv64.ll     |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv32.ll    |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv64.ll    |    45 +-
 llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll         |    90 +-
 llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll         |    90 +-
 llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll         |    90 +-
 llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll         |    90 +-
 llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll       |   162 +-
 llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll       |   162 +-
 llvm/test/CodeGen/RISCV/rvv/vle-rv32.ll            |   185 +-
 llvm/test/CodeGen/RISCV/rvv/vle-rv64.ll            |   185 +-
 llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll          |   197 +-
 llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll          |   197 +-
 llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll         |   670 +-
 llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll         |   670 +-
 llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll        |  2316 +-
 llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll        |  3318 +-
 llvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll           |   185 +-
 llvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll           |   185 +-
 llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll          |   645 +-
 llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll          |   700 +-
 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll   |    14 +-
 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll        |   774 +-
 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll   |    14 +-
 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll        |   840 +-
 llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll         |   645 +-
 llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll         |   700 +-
 llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll         |   670 +-
 llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll         |   670 +-
 llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll        |  2316 +-
 llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll        |  3318 +-
 llvm/test/CodeGen/RISCV/rvv/vmax-rv32.ll           |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vmax-rv64.ll           |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vmaxu-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vmaxu-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vmin-rv32.ll           |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vmin-rv64.ll           |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vminu-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vminu-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vmul-rv32.ll           |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vmul-rv64.ll           |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vmulh-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vmulh-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv32.ll        |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv64.ll        |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vmulhu-rv32.ll         |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vmulhu-rv64.ll         |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll         |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll         |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll        |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll        |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vnsra-rv32.ll          |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vnsra-rv64.ll          |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vnsrl-rv32.ll          |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vnsrl-rv64.ll          |   210 +-
 llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll            |   316 +-
 llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll            |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vrem-rv32.ll           |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vrem-rv64.ll           |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vremu-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vremu-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vrgather-rv32.ll       |   462 +-
 llvm/test/CodeGen/RISCV/rvv/vrgather-rv64.ll       |   518 +-
 llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll   |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll   |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll          |   206 +-
 llvm/test/CodeGen/RISCV/rvv/vrsub-rv64.ll          |   198 +-
 llvm/test/CodeGen/RISCV/rvv/vsadd-rv32.ll          |   316 +-
 llvm/test/CodeGen/RISCV/rvv/vsadd-rv64.ll          |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vsaddu-rv32.ll         |   316 +-
 llvm/test/CodeGen/RISCV/rvv/vsaddu-rv64.ll         |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.ll      |    10 +-
 llvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll          |   120 +-
 llvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll          |   140 +-
 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll    |   102 +-
 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll    |   110 +-
 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll      |   102 +-
 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll      |   110 +-
 llvm/test/CodeGen/RISCV/rvv/vsll-rv32.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vsll-rv64.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vsra-rv32.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vsra-rv64.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vsrl-rv32.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vsrl-rv64.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll          |   272 +-
 llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll          |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll          |   272 +-
 llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll          |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vssub-rv32.ll          |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vssub-rv64.ll          |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vssubu-rv32.ll         |   228 +-
 llvm/test/CodeGen/RISCV/rvv/vssubu-rv64.ll         |   220 +-
 llvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll           |   316 +-
 llvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vwadd-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwadd-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv32.ll        |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv64.ll        |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vwaddu-rv32.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwaddu-rv64.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv32.ll       |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv64.ll       |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vwmul-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwmul-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv32.ll        |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv64.ll        |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwmulu-rv32.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwmulu-rv64.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwsub-rv32.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwsub-rv64.ll          |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv32.ll        |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv64.ll        |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vwsubu-rv32.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwsubu-rv64.ll         |   150 +-
 llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv32.ll       |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv64.ll       |   270 +-
 llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll           |   316 +-
 llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll           |   308 +-
 llvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll          |   140 +-
 llvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll          |   140 +-
 llvm/test/CodeGen/RISCV/rvv/zvlsseg-zero-vl.ll     |    26 +-
 llvm/test/CodeGen/RISCV/shifts.ll                  |   308 +-
 llvm/test/CodeGen/RISCV/srem-vector-lkk.ll         |   208 +-
 llvm/test/CodeGen/RISCV/urem-vector-lkk.ll         |   190 +-
 llvm/test/CodeGen/SystemZ/fp-conv-19.ll            |   103 +
 llvm/test/CodeGen/Thumb/dyn-stackalloc.ll          |     7 +-
 .../tail-pred-disabled-in-loloops.ll               |    14 +-
 .../LowOverheadLoops/varying-outer-2d-reduction.ll |    64 +-
 .../CodeGen/Thumb2/LowOverheadLoops/while-loops.ll |    67 +-
 llvm/test/CodeGen/Thumb2/ldr-str-imm12.ll          |    30 +-
 llvm/test/CodeGen/Thumb2/mve-ctlz.ll               |     1 +
 llvm/test/CodeGen/Thumb2/mve-float16regloops.ll    |    82 +-
 llvm/test/CodeGen/Thumb2/mve-float32regloops.ll    |    98 +-
 llvm/test/CodeGen/Thumb2/mve-postinc-dct.ll        |   529 +-
 llvm/test/CodeGen/X86/addcarry.ll                  |    20 +-
 llvm/test/CodeGen/X86/callbr-asm-blockplacement.ll |    12 +-
 llvm/test/CodeGen/X86/dag-update-nodetomatch.ll    |    17 +-
 .../X86/delete-dead-instrs-with-live-uses.mir      |     4 +-
 llvm/test/CodeGen/X86/fcmp-logic.ll                |   195 +-
 llvm/test/CodeGen/X86/inalloca-invoke.ll           |     2 +-
 llvm/test/CodeGen/X86/licm-regpressure.ll          |    28 +-
 llvm/test/CodeGen/X86/lzcnt-zext-cmp.ll            |    11 +-
 llvm/test/CodeGen/X86/madd.ll                      |    61 +-
 llvm/test/CodeGen/X86/mul-shift-reassoc.ll         |     1 +
 llvm/test/CodeGen/X86/ragreedy-hoist-spill.ll      |    40 +-
 llvm/test/CodeGen/X86/sdiv_fix.ll                  |     5 +-
 .../DeadStoreElimination/captures-before-load.ll   |    28 +
 llvm/test/Transforms/InstCombine/lshr.ll           |   214 +-
 llvm/test/Transforms/InstCombine/trunc-demand.ll   |    56 +-
 llvm/test/Transforms/SCCP/apint-bigint2.ll         |    75 +-
 llvm/test/tools/llvm-mca/X86/SLM/resources-sse2.s  |    34 +-
 llvm/test/tools/llvm-mca/X86/SLM/resources-sse41.s |    10 +-
 llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp         |    19 +-
 llvm/tools/llvm-objcopy/ELF/Object.cpp             |    11 +
 llvm/tools/llvm-objcopy/ELF/Object.h               |     2 +
 llvm/tools/llvm-objcopy/ObjcopyOpts.td             |     7 +-
 llvm/unittests/Analysis/ValueTrackingTest.cpp      |    27 +
 .../Transforms/Utils/CodeMoverUtilsTest.cpp        |    10 +
 mlir/include/mlir/Analysis/PresburgerSet.h         |    11 +-
 mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td   |    41 +-
 mlir/include/mlir/Dialect/Tensor/IR/Tensor.h       |     4 +
 mlir/lib/Analysis/PresburgerSet.cpp                |   104 +-
 mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp  |     5 +-
 mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp           |    91 +-
 mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp  |    20 +-
 mlir/lib/Dialect/Tensor/IR/TensorOps.cpp           |    56 +-
 mlir/test/Dialect/Linalg/canonicalize.mlir         |    89 +-
 .../Dialect/Linalg/subtensor-of-padtensor.mlir     |     3 +-
 .../test/Dialect/Linalg/tile-and-fuse-tensors.mlir |     1 -
 mlir/test/Dialect/Linalg/tile-and-pad-tensors.mlir |    53 +-
 mlir/test/Dialect/Linalg/tile-pad-tensor-op.mlir   |     3 +-
 mlir/unittests/Analysis/PresburgerSetTest.cpp      |    64 +-
 580 files changed, 226721 insertions(+), 138250 deletions(-)
 create mode 100644 clang/docs/tools/plurals.txt
 create mode 100644 clang/test/CXX/drs/dr177x.cpp
 create mode 100644 clang/test/CodeGen/RISCV/rvv-intrinsics/vadd-policy.c
 create mode 100644 compiler-rt/test/tsan/flush_memory.cpp
 create mode 100644 compiler-rt/test/tsan/stress.cpp
 create mode 100644 libcxx/test/std/ranges/range.adaptors/range.common.view/types.h
 create mode 100644 llvm/test/CodeGen/AMDGPU/twoaddr-regsequence.mir
 create mode 100644 llvm/test/CodeGen/PowerPC/test-vector-insert.ll
 create mode 100644 llvm/test/CodeGen/RISCV/rvv/vadd-policy.ll
 create mode 100644 llvm/test/CodeGen/SystemZ/fp-conv-19.ll
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO updated (e70082e9add7 -> 08d7eec06e8c)